

## INTERCONNECT

Table 61 Interconnect Difficult Challenges [Update]

	<i>Five Difficult Challenges <math>\geq 65</math> nm / Through 2007</i>	<i>Summary Of Issues</i>
	Introduction of new materials*	The rapid introduction of new materials/processes that are necessary to meet conductivity requirements and reduce the dielectric permittivity create integration and material characterization challenges.
<b>Was</b>	Integration of new processes and structures*	Combinations of materials and processes used to fabricate new structures create integration complexity.
<b>Is</b>	Integration of new processes and structures*	Combinations of materials and processes used to fabricate new structures create integration complexity. <b><u>Design and layout solutions are needed. Lack of interconnect/package architecture design optimization tool.</u></b>
	Achieving necessary reliability	New materials, structures, and processes create new chip reliability (electrical, thermal, and mechanical) exposure. Detecting, testing, modeling and control of failure mechanisms will be key.
	Attaining dimensional control	Three-dimensional control (3D CD), with its associated metrology, of interconnect features is necessary for circuit performance and reliability. The multiplicity of levels combined with new materials, reduced feature size and pattern dependent processes create this challenge.
	Manufacturability and defect management that meet overall cost/performance requirements	As feature sizes shrink, interconnect processes must be compatible with device roadmaps and meet manufacturing targets at the specified wafer size. Plasma damage, contamination, thermal budgets, cleaning of high A/R features, defect tolerant processes, elimination/reduction of control wafers are key concerns. Where appropriate, global wiring and packaging concerns will be addressed in an integrated fashion.
	<i>Five Difficult Challenges <math>&lt; 65</math> nm / Beyond 2007</i>	<i>Summary Of Issues</i>
	Dimensional control and metrology	Multi-dimensional control and metrology of interconnect features is necessary for circuit performance and reliability.
	Patterning, cleaning, and filling high aspect ratios features	As features shrink, etching, cleaning, and filling high aspect ratio structures will be challenging, especially for low $\kappa$ dual-Damascene metal structures and DRAM.
	Integration of new processes and structures	Combinations of materials and processes used to fabricate new structures create integration complexity. The increased number of levels exacerbate thermomechanical effects. Novel/active devices may be incorporated into the interconnect.
	Continued introductions of new materials and size effects	Further introductions of materials/processes are expected. Microstructure and dimensional effects become important when Cu/low $\kappa$ interconnect is extended to smaller features.
	Identify solutions which address global wiring scaling issues*	Traditional interconnect scaling will no longer satisfy performance requirements. Defining and finding solutions beyond copper and low $\kappa$ will require material innovation, combined with accelerated design, packaging and unconventional interconnect.

Table 62a MPU Interconnect Technology Requirements—Near-term

Year of Production	2001	2002	2003	2004	2005	2006	2007
DRAM ½ Pitch (nm)	130	115	100	90	80	70	65
MPU/ASIC ½ Pitch (nm)	150	130	107	90	80	70	65
MPU Printed Gate Length (nm)	90	75	65	53	45	40	35
MPU Physical Gate Length (nm)	65	53	45	37	32	28	25
Number of metal levels	8	8	8	9	10	10	10
Number of optional levels—ground planes/capacitors	2	2	4	4	4	4	4
Total interconnect length (m/cm <sup>2</sup> )—active wiring only, excluding global levels [1]	4086	4843	5788	6879	9068	10022	11169
FITs/m length/cm <sup>2</sup> × 10 <sup>-3</sup> excluding global levels [2]	1.22	1.03	0.86	0.73	0.55	0.5	0.45
Jmax (A/cm <sup>2</sup> )—wire (at 105°C)	9.60E+05	1.10E+06	1.30E+06	1.50E+06	1.70E+06	1.90E+06	2.10E+06
Imax (mA)—via (at 105°C)	0.32	0.29	0.27	0.24	0.22	0.2	0.18
Local wiring pitch (nm)	350	295	245	210	185	170	150
Local wiring A/R (for Cu)	1.6	1.6	1.6	1.7	1.7	1.7	1.7
<b>Add</b> <i>Interconnect RC delay 1 mm line (ps)</i>	<b>86</b>	<b>121</b>	<b>176</b>	<b>198</b>	<b>256</b>	<b>303</b>	<b>342</b>
<b>Add</b> <i>Line length where τ = RC delay (μm)</i>	<b>137</b>	<b>106</b>	<b>80</b>	<b>70</b>	<b>57</b>	<b>50</b>	<b>44</b>
Cu thinning at minimum pitch due to erosion (nm), 10% × height, 50% areal density, 500 μm square array	28	24	20	18	16	14	13
Intermediate wiring pitch (nm)	450	380	320	275	240	215	195
Intermediate wiring dual Damascene A/R (Cu wire/via)	1.6/1.4	1.6/1.4	1.7/1.5	1.7/1.5	1.7/1.5	1.7/1.6	1.8/1.6
<b>Add</b> <i>Interconnect RC delay 1 mm line (ps)</i>	<b>53</b>	<b>75</b>	<b>101</b>	<b>127</b>	<b>155</b>	<b>191</b>	<b>198</b>
<b>Add</b> <i>Line length where τ = RC delay (μm)</i>	<b>174</b>	<b>135</b>	<b>106</b>	<b>88</b>	<b>73</b>	<b>63</b>	<b>58</b>
Cu thinning at minimum intermediate pitch due to erosion (nm), 10% × height, 50% areal density, 500 μm square array	36	30	27	23	20	18	18
Minimum global wiring pitch (nm)	670	565	475	410	360	320	290
<b>Add</b> <i>Ratio range (global wiring pitches/intermediate wiring pitch)</i>	<b>1.5 - 5.0</b>	<b>1.5 - 5.0</b>	<b>1.5 - 5.0</b>	<b>1.5 - 6.7</b>	<b>1.5 - 6.7</b>	<b>1.5 - 6.7</b>	<b>1.5 - 8.0</b>
Global wiring dual Damascene A/R (Cu wire/via)	2.0/1.8	2.0/1.8	2.1/1.9	2.1/1.9	2.2/2.0	2.2/2.0	2.2/2.0
<b>Add</b> <i>Interconnect RC delay 1 mm line (ps) at minimum pitch</i>	<b>21</b>	<b>29</b>	<b>40</b>	<b>37</b>	<b>59</b>	<b>74</b>	<b>79</b>
<b>Add</b> <i>Line length where τ = RC delay (μm) minimum pitch</i>	<b>280</b>	<b>216</b>	<b>168</b>	<b>163</b>	<b>118</b>	<b>100</b>	<b>92</b>
<b>Delete</b> <i>Cu thinning global wiring due to dishing and erosion (nm), 10% × height, 80% areal density, 15 mm wide wire</i>	<b>67</b>	<b>57</b>	<b>50</b>	<b>48</b>	<b>40</b>	<b>35</b>	<b>32</b>
<b>Add</b> <i>Cu thinning of maximum width global wiring due to dishing and erosion (nm), 10% × height, 80% areal density</i>	<b>225</b>	<b>190</b>	<b>168</b>	<b>193</b>	<b>176</b>	<b>158</b>	<b>172</b>
Cu thinning global wiring due to dishing (nm), 100 μm wide feature	40	34	30	29	24	21	19
Conductor effective resistivity (μΩ-cm) Cu intermediate wiring	2.2	2.2	2.2	2.2	2.2	2.2	2.2
Barrier/cladding thickness (for Cu intermediate wiring) (nm) [3]	16	14	12	10	9	8	7
Interlevel metal insulator (minimum expected) —effective dielectric constant (κ)	3.0-3.6	3.0-3.6	3.0-3.6	2.6-3.1	2.6-3.1	2.6-3.1	2.3-2.7
Interlevel metal insulator (minimum expected) —bulk dielectric constant (κ)	<2.7	<2.7	<2.7	<2.4	<2.4	<2.4	<2.1

Notes for Table 62a and b

[1] Calculated by assuming that only one of every three minimum pitch wiring tracks for local and semiglobal wiring levels are populated. The wiring lengths for each level are then summed to calculate the total interconnect length per square centimeter of active area.

[2] This metric is calculated by assuming that a 5 FIT reliability budget is apportioned to interconnect for the highest reliability grade MPUs. This number is then divided by the total interconnect length to arrive at the FITs per meter of wiring per one square centimeter of active area.

[3] Calculated for a conformal layer in intermediate wiring to meet minimum effective conductor resistivity

Table 62b MPU Interconnect Technology Requirements—Long-term

Year of Production	2010	2013	2016
DRAM ½ Pitch (nm)	45	32	22
MPU/ASIC ½ Pitch (nm)	45	32	22
MPU Printed Gate Length (nm)	25	18	13
MPU Physical Gate Length (nm)	18	13	9
Number of metal levels	10	11	11
Number of optional levels – ground planes/capacitors	4	4	4
Total interconnect length (m/cm <sup>2</sup> ) – active wiring only, excluding global levels [1]	16063	22695	33508
FITs/m length/cm <sup>2</sup> × 10 <sup>-3</sup> excluding global levels [2]	0.31	0.22	0.15
Jmax (A/cm <sup>2</sup> )—wire (at 105°C)	2.70E+06	3.30E+06	3.90E+06
Imax (mA)—via (at 105°C)	0.1	0.07	0.04
Local wiring pitch (nm)	105	75	50
Local A/R (for Cu)	1.8	1.9	2
<b>Add</b> <u>Interconnect RC delay 1 mm line (ps)</u>	<b>565</b>	<b>970</b>	<b>2008</b>
<b>Add</b> <u>Line length where τ = RC delay (μm)</u>	<b>26</b>	<b>15</b>	<b>9</b>
Cu thinning at minimum pitch due to erosion (nm), 10% × height, 50% areal density, 500 μm square array	5	4	3
Intermediate wiring pitch (nm)	135	95	65
Intermediate wiring dual Damascene A/R (Cu wire/via)	1.8/1.6	1.9/1.7	2.0/1.8
<b>Add</b> <u>Interconnect RC delay 1 mm line (ps)</u>	<b>348</b>	<b>614</b>	<b>1203</b>
<b>Add</b> <u>Line length where τ = RC delay (μm)</u>	<b>33</b>	<b>19</b>	<b>11</b>
Cu thinning at minimum intermediate pitch due to erosion (nm), 10% × height, 50% areal density, 500 μm square array	12	9	7
Minimum global wiring pitch (nm)	205	140	100
<b>Add</b> <u>Ratio range(global wiring pitches/intermediate wiring pitch)</u>	<b>1.5 - 10</b>	<b>1.5 - 13.0</b>	<b>1.5 - 16</b>
Global wiring dual-Damascene A/R (Cu wire/via)	2.3/2.1	2.4/2.2	2.5/2.3
<b>Add</b> <u>Interconnect RC delay 1 mm line (ps) at minimum pitch</u>	<b>131</b>	<b>248</b>	<b>452</b>
<b>Add</b> <u>Line length where τ = RC delay (μm) minimum pitch</u>	<b>54</b>	<b>30</b>	<b>19</b>
<b>Delete</b> <u>Cu thinning global wiring due to dishing and erosion (nm), 10% × height, 80% areal density, 15 mm wide wire</u>	24	47	43
<b>Add</b> <u>Cu thinning of maximum width global wiring due to dishing and erosion (nm), 10% × height, 80% areal density</u>	<b>155</b>	<b>148</b>	<b>130</b>
Cu thinning global wiring due to dishing (nm), 100 μm wide feature	14	10	8
Conductor effective resistivity (μΩ-cm) Cu intermediate wiring	2.2	2.2	2.2
Barrier/cladding thickness (for Cu intermediate wiring) (nm) [3]	5	3.5	2.5
Interlevel metal insulator—effective dielectric constant (κ)	2.1	1.9	1.8
Interlevel metal insulator (minimum expected) —bulk dielectric constant (κ)	<1.9	<1.7	<1.6

White—Manufacturable Solutions Exist, and Are Being Optimized

Yellow—Manufacturable Solutions are Known

Red—Manufacturable Solutions are NOT Known



Table 63a DRAM Interconnect Technology Requirements—Near-term

Year of Production		2001	2002	2003	2004	2005	2006	2007
	DRAM ½ Pitch (nm)	130	115	100	90	80	70	65
	MPU/ASIC ½ Pitch (nm)	150	130	107	90	80	70	65
	MPU Printed Gate Length (nm)	90	75	65	53	45	40	35
	MPU Physical Gate Length (nm)	65	53	45	37	32	28	25
	Number of metal levels	3	3–4	4	4	4	4	4
<b>Was</b>	Contact A/R—stacked capacitor	11.4	11.9	12.4	13	13.6	14.3	15.2
<b>Is</b>	Contact A/R—stacked capacitor	11	12	13	15	15	16	16
	Local wiring pitch (nm) non-contacted	260	230	200	180	160	150	130
<b>Was</b>	Specific contact resistance ( $\Omega\text{-cm}^2$ )	1.50E-07	1.30E-07	1.00E-07	8.00E-08	7.00E-08	6.00E-08	5.00E-08
<b>Is</b>	Specific contact resistance ( $\Omega\text{-cm}^2$ )	1.7E-07	1.4E-07	1.0E-07	8.5E-08	7.0E-08	5.0E-08	4.0E-08
<b>Was</b>	Specific via resistance ( $\Omega\text{-cm}^2$ )	2.00E-09	1.40E-09	1.00E-09	9.00E-10	7.00E-10	6.00E-10	5.00E-10
<b>Is</b>	Specific via resistance ( $\Omega\text{-cm}^2$ )	2.0E-09	1.5E-09	1.1E-09	9.0E-10	7.5E-10	5.8E-10	5.0E-10
	Conductor effective resistivity ( $\mu\Omega\text{-cm}$ )	3.3	3.3	3.3	2.2	2.2	2.2	2.2
	Interlevel metal insulator—effective dielectric constant ( $\kappa$ )	4.1	3.0–4.1	3.0–4.1	3.0–4.1	3.0–4.1	2.6–3.1	2.6–3.1

White—Manufacturable Solutions Exist, and Are Being Optimized

Yellow—Manufacturable Solutions are Known

Red—Manufacturable Solutions are NOT Known



Notes for Table 62a and b

[1] Calculated by assuming that only one of every three minimum pitch wiring tracks for local and semiglobal wiring levels are populated. The wiring lengths for each level are then summed to calculate the total interconnect length per square centimeter of active area.

[2] This metric is calculated by assuming that a 5 FIT reliability budget is apportioned to interconnect for the highest reliability grade MPUs. This number is then divided by the total interconnect length to arrive at the FITs per meter of wiring per one square centimeter of active area.

[3] Calculated for a conformal layer in intermediate wiring to meet minimum effective conductor resistivity

Table 63b DRAM Interconnect Technology Requirements—Long-term

Year of Production		2010	2013	2016
	DRAM ½ Pitch (nm)	45	32	22
	MPU/ASIC ½ Pitch (nm)	45	32	22
	MPU Printed Gate Length (nm)	25	18	13
	MPU Physical Gate Length (nm)	18	13	9
	Number of metal levels	4	4	4
<b>Was</b>	Contact A/R—stacked capacitor	16.1	19.3	23.2
<b>Is</b>	Contact A/R—stacked capacitor	> 20	> 20	> 20
	Local wiring pitch (nm) non-contacted	90	64	44
<b>Was</b>	Specific contact resistance ( $\Omega\text{-cm}^2$ )	4.00E-08	2.00E-08	1.00E-08
<b>Is</b>	Specific contact resistance ( $\Omega\text{-cm}^2$ )	2.3E-08	1.2E-08	5.5E-09
<b>Was</b>	Specific via resistance ( $\Omega\text{-cm}^2$ )	5.00E-10	3.00E-10	1.00E-10
<b>Is</b>	Specific via resistance ( $\Omega\text{-cm}^2$ )	3.2E-10	1.6E-10	7.6E-11
	Conductor effective resistivity ( $\mu\Omega\text{-cm}$ )	2.2	2.2	2.2
	Interlevel metal insulator—effective dielectric constant ( $\kappa$ )	2.3–2.7	2.3–2.7	2.1

White—Manufacturable Solutions Exist, and Are Being Optimized

Yellow—Manufacturable Solutions are Known

Red—Manufacturable Solutions are NOT Known

