

TABLE OF CONTENTS

Foreword	i
Introduction [from the 2001 ITRS]	1
Overview.....	1
Meaning of <i>ITRS</i> Technology Requirements.....	1
Position on Potential Solutions.....	2
Overall Roadmap Process and Structure.....	2
Technology Characteristics / Requirements Tables.....	4
Technology Nodes.....	6
Drivers for ITWG Technology Requirements.....	7
Grand Challenges	9
Overview.....	9
In the Near Term (through 2007).....	9
Enhancing Performance.....	9
Cost-effective Manufacturing.....	11
In The Long Term (2008 through 2016).....	14
Enhancing Performance.....	14
Cost-effective Manufacturing.....	14
2002 Update Tables	16
Design.....	16
Test.....	19
Process Integration, Devices, and Structures.....	29
Front End Processes.....	45
Lithography.....	63
Interconnect.....	74
Factory Integration.....	79
Assembly and Packaging.....	100
Environment, Safety, and Health.....	112
Yield Enhancement.....	117
Metrology.....	134
Modeling and Simulation.....	143
Overall Roadmap Technology Characteristics	150
Background.....	150
Overview of 2001 Revisions.....	150
Definitions.....	150
Roadmap Timeline.....	150
Product Generations and Chip-Size Model.....	154
Chip-Size, Lithographic-Field, and Wafer-Size Trends.....	161
Performance of Packaged Chips.....	164
Electrical Defect Density.....	169
Power Supply and Power Dissipation.....	170
Cost.....	171

Glossary	174
Characteristics of Major Markets.....	174
Chip and Package—Physical and Electrical Attributes.....	176
Fabrication Attributes And Methods.....	177
Maximum Substrate Diameter (mm).....	177
Electrical Design And Test Metrics.....	177
Design and Test.....	177
Add.....	177
Technology Requirements Solutions.....	177

LIST OF FIGURES

Figure 1 Composition of the Technology Working Group (TWG).....	3
Figure 2 A Typical Production “Ramp” Curve.....	5
Figure 3 Technology Node Compared to Actual Production Capacity Technology Distribution.....	6
Figure 4 Definition of the Half Pitch and Gate Length.....	7
Figure 5 MOS Transistor Scaling—1974 to present.....	152
Figure 6 Scaling Calculator.....	152
Figure 7 ITRS Roadmap Acceleration Continues—Half Pitch Trends.....	153
Figure 8 ITRS Roadmap Acceleration Continues—Gate Length Trends.....	153

LIST OF INTRODUCTION TABLES

Table A Improvement Trends for ICs Enabled by Feature Scaling.....	1
Table B ITRS Table Structure—Key Lithography-Related Characteristics by Product Type.....	4
Table C Rounded versus Actual Trend Numbers.....	151

LIST OF OVERALL ROADMAP TECHNOLOGY CHARACTERISTICS TABLES

Table 1a	Product Generations and Chip Size Model Technology Nodes— Near-term Years	155
Table 1b	Product Generations and Chip Size Model Technology Nodes— Long-term years.....	155
Table 1c	DRAM Production Product Generations and Chip Size Model— Near-term Years	156
Table 1d	DRAM Production Product Generations and Chip Size Model— Long-term Years	156
Table 1e	DRAM Introduction Product Generations and Chip Size Model— Near-term Years	157
Table 1f	DRAM Introduction Product Generations and Chip Size Model— Long-term Years	157
Table 1g	MPU (High-volume Microprocessor) Cost-Performance Product Generations and Chip Size Model—Near-term Years	158
Table 1h	MPU (High-volume Microprocessor) Cost-Performance Product Generations and Chip Size Model—Long-term Years	159
Table 1i	High-Performance MPU and ASIC Product Generations and Chip Size Model—Near-term Years	160
Table 1j	High-Performance MPU and ASIC Product Generations and Chip Size Model—Long-term Years	160
Table 2a	Lithographic-Field and Wafer-Size Trends—Near-term Years	163
Table 2b	Lithographic-Field and Wafer Size Trends—Long-term Years	163
Table 3a	Performance of Packaged Chips: Number of Pads and Pins—Near-term Years.....	164
Table 3b	Performance of Packaged Chips: Number of Pads and Pins—Long-term Years	165
Table 4a	Performance and Package Chips: Pads, Cost— Near-term Years [Update].....	166
Table 4b	Performance and Package Chips: Pads, Cost— Long-term Years [Update].....	167
Table 4c	Performance and Package Chips: Frequency On-Chip Wiring Levels— Near-term Years [Update].....	167
Table 4d	Performance and Package Chips: Frequency, On-Chip Wiring Levels— Long-term Years [Update].....	168
Table 5a	Electrical Defects—Near-term Years.....	169
Table 5b	Electrical Defects—Long-term Years.....	169
Table 6a	Power Supply and Power Dissipation—Near-term Years.....	170
Table 6b	Power Supply and Power Dissipation—Long-term Years	170
Table 7a	Cost—Near-term Years	172
Table 7b	Cost—Long-term Years	173

LIST OF DIFFICULT CHALLENGES TABLES

Table 13 Design Difficult Challenges.....	16
Table 19 Test Difficult Challenges	19
Table 34 Process Integration Difficult Challenges [Update].....	29
Table 48 Front End Processes Difficult Challenges	45
Table 56 Lithography Difficult Challenges	63
Table 61 Interconnect Difficult Challenges [Update].....	74
Table 65 Factory Integration Difficult Challenges [Update].....	79
Table 74 Assembly and Packaging Difficult Challenges [Update]	100
Table 82 Environment, Safety, and Health Difficult Challenges	112
Table 88 Yield Enhancement Difficult Challenges.....	117
Table 96 Metrology Difficult Challenges	134
Table 102 Modeling and Simulation Difficult Challenges [Update]	143

LIST OF 2002 ITRS **UPDATED** TECHNOLOGY REQUIREMENTS TABLES

SYSTEM DRIVERS

Tables 8–12 are unchanged for the 2002 Update [Refer to the [2001 ITRS System Drivers](#) chapter]

Figure 10 First Integration of Technologies on SOC with Standard CMOS Process.....	17
--	----

DESIGN

Tables 13–18 are unchanged for the 2002 Update. [Refer to the [2001 ITRS Design](#) chapter]

TEST

Tables 19–22, 24–27, 29, 31, and 33 are unchanged for the 2002 Update [Refer to the [2001 ITRS Test](#) chapter]

Table 23a High Frequency Serial Communications Test Requirements—Near-term.....	21
Table 28 DFT-BIST Device Test Requirements—Near-term**	22
Table 30a Commodity Flash Memory Test Requirements—Near-term.....	25
Table 30b Commodity Flash Memory Test Requirements—Long-term	26
Table 32a Burn-in Requirements—Near-term	27
Table 32b Burn-in Requirements—Long-term.....	28

PROCESS INTEGRATION

Table 34 is the update of Process Integration Difficult Challenges

Tables 39-48 are unchanged for the 2002 Update [Refer to the [2001 ITRS Process Integration](#) chapter]

Table 35a	High-performance Logic Technology Requirements—Near-term.....	31
Table 35b	High-performance Logic Technology Requirements—Long-term	32
Table 36a	Low Operating Power (LOP) Logic Technology Requirements—Near-term	35
Table 36b	Low Operating Power (LOP) Logic Technology Requirements—Long-term.....	36
Table 36c	Low Standby Power (LSTP) Technology Requirements—Near-term	37
Table 36d	Low Standby Power (LSTP) Technology Requirements—Long-term.....	38
Table 37a	DRAM Technology Requirements—Near-term	41
Table 37b	DRAM Technology Requirements—Long-term	41
Table 38a	Non-Volatile Memory Technology Requirements—Near-term	43
Table 38b	Non-Volatile Memory Technology Requirements—Long-term	44

FRONT END PROCESSES

Tables 48, 52, 55, and 56 are unchanged for the 2002 Update

[Refer to the [2001 ITRS Front End Processes](#) chapter]

Table 49a	Starting Materials Technology Requirements—Near-term	48
Table 49b	Starting Materials Technology Requirements—Long-term.....	50
Table 50a	Surface Preparation Technology Requirements*—Near-term.....	52
Table 50b	Surface Preparation Technology Requirements*—Long-term	53
Table 51a	Thermal & Thin Film, Doping and Etching Technology Requirements—Near-term	56
Table 51b	Thermal & Thin Film, Doping and Etching Technology Requirements—Long-term.....	58
Table 53a	DRAM Trench Capacitor Technology Requirements—Near-term	60
Table 54a	FLASH Non-volatile Memory Technology Requirements—Near-term	61
Table 54b	FLASH Non-volatile Memory Technology Requirements—Long-term.....	62

LITHOGRAPHY

Tables 58 and 60 are unchanged for the 2002 Update [Refer to the [2001 ITRS Lithography chapter](#)]

Table 57a Lithography Technology Requirements—Near-term	64
Table 57b Lithography Technology Requirements—Long-term	65
Table 59a Optical Mask Requirements.....	66
Table 59b EUVL Mask Requirements	69
Table 59c EPL Mask Requirements	71

INTERCONNECT

Table 61 is the update of Interconnect Difficult Challenges

Table 64 is unchanged for the 2002 Update [Refer to the [2001 ITRS Interconnect chapter](#)]

Table 62a MPU Interconnect Technology Requirements—Near-term	75
Table 62b MPU Interconnect Technology Requirements—Long-term	76
Table 63a DRAM Interconnect Technology Requirements—Near-term.....	77
Table 63b DRAM Interconnect Technology Requirements—Long-term	78

FACTORY INTEGRATION

Table 65 is the update of Factory Integration Difficult Challenges

Tables 72–73 are unchanged for the 2002 Update [Refer to the [2001 ITRS Factory Integration chapter](#)]

Table 66a Factory Operations Technology Requirements—Near-term	81
Table 66b Factory Operations Technology Requirements—Long-term	82
Table 67a Production Equipment Technology Requirements—Near-term.....	84
Table 67b Production Equipment Technology Requirements—Long-term	85
Table 68a Material Handling Systems Technology Requirements—Near-term (40K WSPM) [7]	88
Table 68b Material Handling Systems Technology Requirements—Long-term (40K WSPM) [7].....	89
Table 69a Factory Information and Control Systems Technology Requirements—Near-term[1].....	92
Table 69b Factory Information and Control Systems Technology Requirements—Long-term[1].....	93
Table 70a Facilities Technology Requirements—Near-term	95
Table 70b Facilities Technology Requirements—Long-term.....	96
Table 71a Probe/Test Manufacturing Technology Requirements—Near-term.....	98
Table 71b Probe/Test Manufacturing Technology Requirements—Long-term	98

ASSEMBLY AND PACKAGING

Table 74 is the update of Assembly and Packaging Difficult Challenges

Table 81 is unchanged for the 2002 Update [Refer to the [2001 ITRS Assembly and Packaging chapter](#)]

Table 75a Single-chip Packaging Technology Requirements—Near-term	102
Table 75b Single-chip Packaging Technology Requirements—Long-term	105
Table 76 Comparison between Bare Chip Mounting and WLP Technology.....	108
Table 77 Chip to Next Level Potential Solutions.....	109
Table 78 Ball Grid Array Packages Potential Solutions.....	110
Table 79 Single Chip Packages Potential Solutions.....	111
Table 80 BGA and FBGA/CSP Package Substrate Potential Solutions.....	111

ENVIRONMENT, SAFETY, AND HEALTH

Tables 82 and 85–87 are unchanged for the 2002 Update [Refer to the [2001 ITRS ESH chapter](#)]

Table 83a ESH Intrinsic Requirements—Near-term.....	113
Table 84a Chemicals, Materials and Equipment Management Technology Requirements—Near-term.....	115

YIELD ENHANCEMENT

Tables 88 and 92 are unchanged for the 2002 Update

[Refer to the [2001 ITRS Yield Enhancement chapter](#)]

Table 89 Defect Budget Technology Requirement Assumptions	118
Table 90 Yield Model and Defect Budget MPU Technology Requirements	119
Table 91 Yield Model and Defect Budget DRAM Technology Requirements.....	121
Table 93a Defect Detection Technology Requirements—Near-term	123
Table 93b Defect Detection Technology Requirements—Long-term	124
Table 94a Yield Learning Technology Requirements—Near-term	126
Table 94b Yield Learning Technology Requirements—Long-term.....	127
Table 95a Wafer Environmental Contamination Control Technology Requirements—Near-term.....	129
Table 95b Wafer Environmental Contamination Control Technology Requirements—Long-term.....	131

METROLOGY

Tables 96 and 99 are unchanged for the 2002 Update [Refer to the [2001 ITRS Metrology chapter](#)]

Table 97a Metrology Technology Requirements—Near-term	135
Table 97b Metrology Technology Requirements—Long-term	136
Table 98a Lithography Wafer Metrology Technology Requirements—Near-term	137
Table 98b Lithography Metrology Technology Requirements—Long-term	138
Table 100a Front End Processes Metrology Technology Requirements—Near-term	139
Table 100b Front End Processes Metrology Technology Requirements—Long-term	140
Table 101a Interconnect Metrology Technology Requirements—Near Term	141
Table 101b Interconnect Metrology Technology Requirements—Long-term	142

MODELING AND SIMULATION

**Table 102 is the update of Modeling and Simulation Difficult Challenges
[Refer to the [2001 ITRS Modeling and Simulation chapter](#)].**

Table 103a Modeling and Simulation Technology Requirements: Capabilities—Near-term	145
Table 103b Modeling and Simulation Technology Requirements: Accuracy and Speed—Near-term	147
Table 103c Modeling and Simulation Technology Requirements: Capabilities—Long-term	149
Contact Information for the ITRS	178