

# 1999 Test Roadmap

# 1999 TTWG Members

## *US Members*

<u>Name</u>	<u>Company</u>
• Mark Baber	Lucent
• Bill Ortner	Lucent
• Marc Mydill	TI
• Suresh Nadig	Compaq
• Don Weater	IBM
• Paul Roddy	Motorola
• Uli Schoettmer	HP
• Peter Maxwell	HP
• Steve Strauss	Intel
• Brad Robbins	Teradyne
• Phil Nigh	IBM
• Anne Gattiker	IBM
• Robert Nesbitt	Schlumberger
• Jody Van Horn	IBM
• Rochit Rajsuman	Advantest

## *International Members*

<u>Name</u>	<u>Company</u>
Peter Muhmenthaler	Infineon
Rene Seger	Philips
Kazumi Hatayama	Hitachi
Takeshi Onodera	Sony
Takashi Aikyo	Fujitsu

# DIFFICULT TEST CHALLENGES THROUGH 2005

<i>FIVE DIFFICULT CHALLENGES <math>\geq</math> 100 nm / THROUGH 2005</i>	<i>SUMMARY OF ISSUES</i>
BIST and DFT	<ul style="list-style-type: none"> <li>• Test equipment costs will rise toward \$20M and wafer yields may suffer without DFT and BIST.</li> <li>• DFT required for at-speed test with a low-speed tester.</li> <li>• Tools required for inserting DFT and BIST and estimating cost.</li> <li>• Analog BIST needed.</li> <li>• Access to SOC cores needed when using DFT and BIST.</li> </ul>
DUT to ATE interface	<ul style="list-style-type: none"> <li>• A major roadblock will be the need for high frequency, high pin count probes and test sockets; research and development is urgently required to lower inductance and cost.</li> <li>• Increasing pin-counts lead to larger test heads and longer I/O round-trip-delays (RTD). This problem can be avoided using two transmission lines but I/O pins must then drive 25 ohms.</li> <li>• Power and thermal management problems. Non-uniform wafer temperatures.</li> <li>• Simulation needed for the path from the device through the package to the ATE pin electronics.</li> <li>• Interface circuits must not degrade ATE accuracy or introduce noise. Especially for high-frequency differential DUT I/O.</li> <li>• <u>Faster automatic package handlers are required.</u></li> </ul>
Mixed-Signal instruments	<ul style="list-style-type: none"> <li>• These will require more bandwidth, higher sample rates, and lower noise. Testing chips containing RF and audio circuits will be a major challenge if they also contain large numbers of noisy digital circuits.</li> </ul>
Failure analysis	<ul style="list-style-type: none"> <li>• 3-D CAD and FA systems for isolation of defects in multi-layer metal processes.</li> <li>• New fault models, e.g. for crosstalk.</li> <li>• <u>Automatic test generators for fault diagnosis.</u></li> </ul>
Test development.	<ul style="list-style-type: none"> <li>• Automatic test program generators to reduce test development time.</li> <li>• Standard test software, e.g. STIL , IEEE P1500</li> <li>• Reuse of test software for embedded SOC cores to reduce test development time.</li> <li>• Simulation of the ATE, interface, and DUT to avoid test development on expensive ATE. ( virtual testing ).</li> <li>• New test methods required.</li> </ul>


# DIFFICULT CHALLENGES BEYOND 2005

<i>FIVE DIFFICULT CHALLENGES &lt; 100 nm / BEYOND 2005</i>	
DUT to ATE interface	<ul style="list-style-type: none"> <li>• Optical probing techniques.</li> <li>• Full wafer test.</li> <li>• Power and thermal management problems, especially with 300 mm wafers.</li> <li>• Contactless probing using BIST ( see DFT/BIST ATE section ).</li> </ul>
SOC test methods	<ul style="list-style-type: none"> <li>• New DFT techniques (SCAN and BIST have been the mainstay for over 20 years ). New test methods for control and observation are needed. Possibly test should be developed utilizing the design hierarchy.</li> <li>• Analog BIST.</li> <li>• Logic BIST for new fault models.</li> <li>• Deterministic self-test instead of pseudo random test patterns.</li> <li>• EDA tools for DFT selection considering cost/performance issues.</li> </ul>
MEMs, Sensors, and new IC technologies	<ul style="list-style-type: none"> <li>• Develop new test methods.</li> </ul>
New burn-in techniques.	<ul style="list-style-type: none"> <li>• Research is required. The promise of IDDQ testing as a burn-in replacement method has not been fulfilled.</li> </ul>
Failure analysis.	<ul style="list-style-type: none"> <li>• Real-time analysis of defects in multi-layer metal processes.</li> <li>• New fault models, e.g. cross-talk.</li> <li>• Failure analysis for analog devices.</li> </ul>

## TEST TWG - GENERAL ISSUES

- **FORCASTEING THE DEMISE OF @SPEED FUNCTIONAL TESTING**
  - **When will DFT/BIST eliminate the need for expensive @speed functional testing**
  - **The 1997 roadmap forecasted the \$20 M TEST SYSTEM**


# Tester Cost/Transistor/Socket




## TEST TWG - GENERAL ISSUES

- **FORCASTEING THE DEMISE OF @SPEED FUNCTIONAL TESTING**
  - When will DFT/BIST eliminate the need for expensive @speed functional testing
  - The 1997 roadmap forecasted the \$20 M TEST SYSTEM
- **To avoid falling wafer and package yields due to automatic test equipment ( ATE ) accuracy limitations.**

## Tester Accuracy impact of Yield



## Tester Accuracy impact of Yield



## TEST TWG - GENERAL ISSUES

- **Forecasting The Demise Of @Speed Functional Testing**
  - When will DFT/BIST eliminate the need for expensive @speed functional testing
  - The 1997 roadmap forecasted the \$20 M TEST SYSTEM
- **To Avoid Falling Wafer and Package Yields Due to Automatic Test Equipment ( ATE ) Accuracy Limitations.**
- **What Is the Future Impact for IDDQ As a Test**

# IDDQ TESTING


## PROJECTED MAX. IDDQ IN HIGH-PERF. ICs

Year	Maximum IDDQ
1997	1 - 10 mA
1999	1 - 10 mA
2001	10 - 20 mA
2003	20 - 30 mA
2006	30 - 60 mA
2009	100 - 400 mA
2012	100 - 1,000 mA
2014	??????

## TEST TWG - GENERAL ISSUES

- **Forecasting The Demise Of @Speed Functional Testing**
  - When will DFT/BIST eliminate the need for expensive @speed functional testing
  - The 1997 roadmap forecasted the \$20 M TEST SYSTEM
- **To Avoid Falling Wafer and Package Yields Due to Automatic Test Equipment ( ATE ) Accuracy Limitations.**
- **What Is the Future Impact for IDDQ As a Test**
- **Power Management May Be the Biggest Single TEST Challenge**


# Power Management



## HIGH-FREQ. SERIAL COMMUNICATIONS

- **A NEW SECTION ON HIGH-FREQUENCY, SERIAL COMMUNICATIONS DEVICE TESTING HAS BEEN ADDED.**
  - **IT EXPLAINS THE SPECIAL PROBLEMS ASSOCIATED WITH TESTING LOW-VOLTAGE ( ~ 100 mV ), DIFFERENTIAL SIGNALS AT FREQUENCIES RANGING FROM 624 Mb/s - 10 Gb/s FOR SYSTEMS SUCH AS SONET FIREWIRE, FIBRE CHANNEL, & GIGABIT ETHERNET ETC.**

## Challenges for Testing Serial Communication Devices



# **TEST EQUIPMENT TABLES HAVE BEEN INCREASED FROM 2 TO 8**

**HIGH-PERFORMANCE ASICS**

**HIGH-PERFORMANCE MICROPROCESSORS**

**LOW-END MICROCONTROLLERS**

**MIXED-SIGNAL AND WIRELESS**

**ATE FOR ICs WITH DFT**

**COMMODITY DRAMS**

**EMBEDDED DRAMS**

**EMBEDDED FLASH MEMORIES**

# HIGH PERFORMANCE ASIC TEST REQUIREMENTS

<i>YEAR OF INTRODUCTION</i>	<i>1999 180 nm</i>	<i>2000</i>	<i>2001</i>	<i>2002 130 nm</i>	<i>2003</i>
On-chip local clock freq. MHz RZ*	<b>1250</b>	<b>1500</b>	<b>1800</b>	<b>2100</b>	<b>2500</b>
Off-chip data freq. MHz NRZ**	<b>1000</b>	<b>1200</b>	<b>1400</b>	<b>1600</b>	<b>1730</b>
Overall timing accuracy ( % period )	<b>+/-5</b>	<b>+/-5</b>	<b>+/-5</b>	<b>+/-5</b>	<b>+/-5</b>
ATE RMS clock jitter peak – peak ps	<b>20</b>	<b>20</b>	<b>10</b>	<b>10</b>	<b>5</b>
Signal pk-pk range V.	<b>1.5 – 3.3</b>	<b>1.4 – 3.3</b>	<b>1.3 – 3.3</b>	<b>1.2 – 3.3</b>	<b>1.0 – 3.3</b>
Power/device DC with heat sink W.	<b>90</b>	<b>100</b>	<b>115</b>	<b>130</b>	<b>140</b>
Transient power with heat sink W.	<b>135</b>	<b>150</b>	<b>170</b>	<b>195</b>	<b>210</b>
Tester cost per high-frequency signal pin \$K.	<b>4 - 8</b>	<b>3 - 7</b>	<b>3 - 7</b>	<b>3 - 6</b>	<b>3 - 6</b>
Maximum number of I/O signal pads, plus power and ground for wafer test.	<b>1850</b>	<b>2100</b>	<b>2300</b>	<b>2550</b>	<b>2850</b>
IDDQ	<b>Test</b>	<b>Test</b>	<b>Test</b>	<b>Test</b>	<b>Analysis</b>

# MICROPROCESSOR TEST REQUIREMENTS

<i>YEAR OF INTRODUCTION</i>	<i>1999 180 nm</i>	<i>2000</i>	<i>2001</i>	<i>2002 130 nm</i>	<i>2003</i>	<i>2004</i>
<i>Pin Count</i>						
Pin Count I/O Tester Channels (Max) Note2	<b>768</b>	<b>1024</b>	<b>1024</b>	<b>1024</b>	<b>1024</b>	<b>1024</b>
Pin Count Power and Ground (Max Pins)	<b>1536</b>	<b>1536</b>	<b>2018</b>	<b>2018</b>	<b>2018</b>	<b>2018</b>
<i>Busses</i>						
Clock input Frequency (Mhz) (Note 3)	<b>800</b>	<b>933</b>	<b>1066</b>	<b>1200</b>	<b>1333</b>	<b>1466</b>
Clock Accuracy (ps) (Note 4)	<b>62</b>	<b>53</b>	<b>47</b>	<b>42</b>	<b>37</b>	<b>34</b>
Off-chip Bus Data Rate (Mb/s)	<b>600</b>	<b>700</b>	<b>800</b>	<b>900</b>	<b>1000</b>	<b>1100</b>
Accuracy OTA (ps)	<b>75</b>	<b>70</b>	<b>67</b>	<b>62</b>	<b>60</b>	<b>57</b>
Embedded Memory (Mbits)	<b>32</b>	<b>32</b>	<b>64</b>	<b>64</b>	<b>128</b>	<b>128</b>
Algorithmic Pattern Generator (#X, Y Addresses)	<b>16</b>	<b>16</b>	<b>16</b>	<b>16</b>	<b>32</b>	<b>32</b>
Algorithmic Pattern Generator (#Z Addresses)	<b>4</b>	<b>4</b>	<b>4</b>	<b>4</b>	<b>8</b>	<b>8</b>
<i>Power Supplies</i>						
Max Current (A)	<b>200.0</b>	<b>200.0</b>	<b>220</b>	<b>220</b>	<b>242</b>	<b>242</b>
<i>Patterns</i>						
Vector Memory (Meg – Vectors per pin)	<b>64</b>	<b>64</b>	<b>128</b>	<b>128</b>	<b>256</b>	<b>256</b>
<i>Cost</i>						
Tester Cost per pin (\$)	<b>8000</b>	<b>7500</b>	<b>7000</b>	<b>6500</b>	<b>6000</b>	<b>5500</b>


# MICROCONTROLLER TEST REQUIREMENTS

<i>YEAR OF INTRODUCTION</i>	<i>1999</i>	<i>2000</i>	<i>2001</i>	<i>2002</i>	<i>2003</i>	<i>2004</i>
<b><i>Device Characteristics</i></b>						
Pin Count: min/max pins	<b>3/160</b>	<b>3/180</b>	<b>3/200</b>	<b>3/210</b>	<b>3/220</b>	<b>3/230</b>
Clock Frequency (MHz)	<b>60</b>	<b>70</b>	<b>80</b>	<b>85</b>	<b>90</b>	<b>95</b>
Device power (mW)	<b>300</b>	<b>300</b>	<b>300</b>	<b>300</b>	<b>300</b>	<b>300</b>
Max driver level (V) (note A)	<b>8</b>	<b>10</b>	<b>12</b>	<b>12</b>	<b>15</b>	<b>20</b>
Max comparator level (V) (note A)	<b>8</b>	<b>10</b>	<b>12</b>	<b>12</b>	<b>15</b>	<b>20</b>
Embedded Memory (Mbits)	<b>8</b>	<b>12</b>	<b>16</b>	<b>20</b>	<b>32</b>	<b>32</b>
<b><i>Tester Characteristics</i></b>						
External Test Vectors (M) (Note B)	<b>8</b>	<b>8</b>	<b>8</b>	<b>12</b>	<b>12</b>	<b>12</b>
Tester Cost range (\$K/per pin)	<b>2-4</b>	<b>2-4</b>	<b>2-4</b>	<b>1.5-3</b>	<b>1.5-3</b>	<b>1.3-3</b>
Max # of DPS in tester	<b>16</b>	<b>32</b>	<b>32</b>	<b>48</b>	<b>48</b>	<b>64</b>
Max # of devices for parallel testing (Note C)	<b>8</b>	<b>16</b>	<b>16</b>	<b>16</b>	<b>24</b>	<b>24</b>
Max number of tester pins	<b>1024</b>	<b>1024</b>	<b>1024</b>	<b>1024</b>	<b>1536</b>	<b>1536</b>
Mixed-signal instrumentation	<b>A/D, D/A</b>		<b>Audio Fre- quency</b>		<b>Video Fre- quency</b>	

# **MIXED-SIGNAL & RF/MICROWAVE TEST REQUIREMENTS**

- **TABLES ARE ESSENTIALLY THE SAME AS THOSE POSTED IN 1998 ON THE SEMATECH WEB PAGE.**
- **YEARS HAVE BEEN ADJUSTED TO COVER 1999 - 2014.**
- **REQUIRED NOISE FLOORS FOR HIGH-FREQ. SOURCE AND DIGITIZER HAVE BEEN LOWERED**
  - **THE LOWER LEVELS ( -140 dB/RT/Hz ) REQUIRE DEVELOPMENT EFFORTS BY ATE MANUFACTURERS.**

# LOW COST TESTING OF DEVICES DESIGNED WITH DFT



# ATE FOR TESTING ICs WITH DFT

<i>YEAR OF INTRODUCTION</i>	<i>1999</i> <i>180 nm</i>	<i>2000</i>	<i>2001</i>	<i>2002</i> <i>130 nm</i>	<i>2003</i>	<i>2004</i>
<i>DFT/BIST ATE Characteristics</i>						
Scan Chains (Chains)	<b>16-24</b>	<b>16-24</b>	<b>24-32</b>	<b>24-32</b>	<b>32-64</b>	<b>32-64</b>
Scan Vectors (M-Vectors ) (3 bits/ vector min) At max width	<b>4-16</b>	<b>4-16</b>	<b>8-32</b>	<b>8-32</b>	<b>8-32</b>	<b>8-64</b>
DFT Req'd to Cap test application time "Logic BIST"			Logic BIST to 90%	Logic BIST to 93%	Logic BIST to 95%	Logic BIST to 98%
DFT Req'd to prevent addition of APG into ATE "SRAM + DRAM BIST"	<b>Yes</b>	<b>Yes</b>	<b>Yes</b>	Yes	Yes	Yes
Vector Rate (Mhz)	<b>50-100</b>	<b>100-200</b>	<b>100-200</b>	<b>100-200</b>	<b>100-200</b>	<b>200</b>
Non-scan pin vectors (M-Vectors)	<b>4-8</b>	<b>4-16</b>	<b>4-16</b>	<b>4-16</b>	<b>4-16</b>	<b>8-24</b>
Total "Full function" Pin Count Scan+ nonscan per Socket (pins)	<b>64-128</b>	<b>64-128</b>	<b>64-256</b>	<b>64-256</b>	<b>64-256</b>	<b>64-256</b>
System Base Data Rate (MHz)	<b>100-200</b>	<b>100-200</b>	<b>200</b>	<b>200</b>	<b>200</b>	<b>200</b>
Number of Parallel Sites (sites)	<b>2-4</b>	<b>4-16</b>	<b>4-16</b>	<b>4-16</b>	<b>4-16</b>	<b>4-16</b>
<i>Specialized functions</i>						
Total "Reduced Function" Pin count	<b>512-1536</b>	<b>512-2048</b>	<b>512-2200</b>	<b>512-2400</b>	<b>512-2600</b>	<b>512-2800</b>

# COMMODITY DRAM TESTING

<i>YEAR OF INTRODUCTION</i> <i>DRAM half-pitch (nm)</i>	<i>1999</i>	<i>2000</i>	<i>2001</i>	<i>2002</i>	<i>2003</i>	<i>2004</i>
<i>Table: Testing of Commodity DRAMs</i>						
DRAM Capacity (Gega-bits): R&D Mass Production	<b>1</b> <b>0.256</b>		<b>1</b> <b>1</b>		<b>4</b> <b>1</b>	
DRAM Data Rate (Gega-Hz): R&D Mass Production	<b>1.0</b> <b>0.250</b>		<b>1.3</b> <b>1.0</b>		<b>1.6</b> <b>1.3</b>	
DRAM Access Time (ns): R&D Mass Production	<b>2.5</b> <b>8</b>		<b>2</b> <b>4</b>		<b>1</b> <b>2.5</b>	
DRAM Bit Width/device (Mass Production)	<b>8</b>		<b>16</b>		<b>16</b>	
Tester Data Rate (Gega-Hz): R&D Mass Production	<b>1.0</b> <b>0.25</b>		<b>1.3</b> <b>1.0</b>		<b>1.6</b> <b>1.3</b>	
Overall Timing Accuracy (ps): R&D Mass Production	<b>100</b> <b>300</b>		<b>60</b> <b>80</b>		<b>50</b> <b>60</b>	
Simultaneous Testing (Devices/test head)	<b>32</b>		<b>32/64</b>		<b>64</b>	
Test Channels (Mass Production)	<b>1500*</b>		<b>1200</b> <b>2</b> <b>2300**</b>		<b>2300</b>	

# SYSTEM-ON-A-CHIP ( SOC ) TESTING

- A section on technology requirements for SOC testing will be included in the Design Chapter. Seven areas will be highlighted:
  - **New fault models for cross-talk and new failure modes.**
  - **New test methods involving BIST, IDDQ etc.**
  - **DFT at gate-level, RTL, behavioural level etc.**
  - **Logic BIST with repair, analog BIST etc.**
  - **Standards for test data, test methods, fault models.**  
**Allows test reuse.**
  - **Test cost reduction.**
  - **Failure analysis.**

## EMBEDDED DRAM TESTING

<i>YEAR OF INTRODUCTION</i>	<i>1999</i>	<i>2000</i>	<i>2001</i>	<i>2002</i>	<i>2003</i>	<i>2004</i>
<i>DRAM half-pitch (nm)</i>	<i>180</i>			<i>130</i>		

*Table: Testing of Embedded DRAMs*

Embedded DRAM size (Mega-bits): R&D	<b>64</b>		<b>128</b>		<b>256</b>	
Mass Production	<b>16</b>		<b>32</b>		<b>64</b>	
Failure Concerns	Particle defects; data retention		Particle defects; array noise; data retention		Particle defects; array noise; sense-amp imbalance	
Wafer Level Test	Single insertion		Double insertion		Double insertion	
On-Chip Test	50% <b>BIST</b> 50% <b>BISR</b>		100% <b>BIST</b> 100% <b>BISR</b>		100% <b>BIST</b> 100% <b>BISR</b>	

# EMBEDDED FLASH TESTING

<i>YEAR OF INTRODUCTION</i>	<i>1999</i>	<i>2000</i>	<i>2001</i>	<i>2002</i>	<i>2003</i>
<i>DRAM half-pitch (nm)</i>	<i>180</i>			<i>130</i>	

*Table: Testing of Embedded Flash Memories*

Embedded Flash size (Mega-bits): R&D	<b>4</b>		<b>16</b>		<b>32</b>
Mass Production	<b>2</b>		<b>4</b>		<b>16</b>
Embedded Mixed Memory Size (Mega-bits): Flash	<b>0.256</b>		<b>1</b>		<b>4</b>
DRAM	<b>1</b>		<b>4</b>		<b>16</b>
Failure Concerns	<b>Oxide defects; # of erase cycles</b>		<b>Oxide defects; ONO scaling</b>		<b>Oxide defects; ONO scaling; over erase</b>
Wafer Level Test	<b>Single insertion</b>		<b>Single insertion</b>		<b>Double insertion</b>
On-Chip Test	<b>50%BIST 50%BISR</b>		<b>100%BIST 100%BISR</b>		<b>100%BIST 100%BISR</b>