

2009 ITRS ORTC

Public Presentation 12/16/2009

Allan - Rev 1, 12/16/09



Work in Progress – Do Not Publish!

7/15 2009 ITRS ORTC Pre-Summary

- 1) ORTC Model Completed and delivered to TWGs for San Francisco TWG Interdependency Preparation
 - 1) MPU Model completed based upon Design TWG model proposals
 - 2) Memory Chip Size and density models complete based on Brussels proposal presentation by PIDS
 - 3) Some new features:
 - 1) “Beyond CMOS” timing added for ERD/ERM early research and transfer to PIDS
 - 2) “Equivalent Scaling” Timing updated and compared to “Dimensional” Trends
 - 3) “More than Moore” white paper to be added to ITRS website at www.itrs.net
- 2) MPU M1 Update
 - 1) 2-year cycle trend added and extended through 2013
 - 2) Cross-over DRAM M1 2010/45nm
 - 3) Plus Smaller 60f² Design TWG SRAM 6t cell Design Factor
 - 4) Plus Smaller 175f² still proposed Logic Gate 4t Design Factor
- 3) DRAM M1
 - 1) Dimensional M1 half-pitch trends unchanged from 2007/08 ITRS
 - 2) However, new 4f² Design factor begins 2011
- 4) Flash Un-contacted Poly – extended 2yr cycle trend to 2010/32nm (1-year pull-in); then 3yr cycle and also added “equivalent scaling” bit design:
 - 1) Inserted 3bits/cell MLC 2009-11; and
 - 2) Delayed 4bits/cell (2 companies in production) until 2012



7/15 2009 ITRS ORTC Pre-Summary (cont.)

- 5) MPU GLpr – '08-'09 2-yr flat; Low operating and standby line items track changes
- 6) MPU GLph – '08-'09 2-yr flat with equiv. scaling process tradeoffs; Low operating and standby line items track changes
 - 1) Performance targets (speed, power) on track with tradeoffs
- 7) MPU Functions/Chip and Chip Size Models
 - 1) Utilized Design TWG Model for Chip Size and Density Model trends – tied to technology cycle timing trends and updated cell design factors
 - 2) High Performance MPU Transistors/chip crosses DRAM bits/chip in 2009 at 2Bt/2Gbits!
 - 3) ORTC line item added to deal with OverHead (OH) area model changes to deal with non-active area
- 8) DRAM Bits/Chip and Chip Size Model
 - 1) 1-yr push-out, 3yr generation “Moore’s Law” doubling cycle;
 - 2) smaller Chip Sizes (<60mm²) with 4f2 design factor included
- 9) Flash Bits/Chip and Chip Size Model
 - 1) 1-yr pull-in; 2yr generation “Moore’s Law” doubling cycle;
 - 2) growing Chip Sizes after return to 3-year technology cycle
 - 3) PIDS Scenario option proposal (for 2010 Update work): “mix and match” 2yr and 3yr doubling cycles across SLC and MLC products
- 10) New IRC 450mm Position: Pilot lines/2012; Production/2014-16
 - 1) New “double S-curve” graphic added to Executive Summary to clarify




2007 ITRS Executive Summary Fig 4

Moore's Law & More

✓ **New work In 2009**

Traditional ORTC Models

Functional Diversification (More than Moore)



New in 2009:
 ✓ More than Moore "White Paper"
 ✓ More Commentary In ITWG Chapters

New in 2009:
 ✓ Survey updates to ORTC Models
 ✓ Equivalent Scaling Roadmap Timing Synchronized with PIDS and FEP

Online in 2008:
 ✓ SIP "White Paper"
www.itrs.net/papers.html

New in 2009:
 ✓ Research and PIDS transfer timing clarified
 ✓ Work underway to identify next storage element



Source: 2009 ITRS - Executive Summary Fig 1

Work in Progress – Do Not Publish!

2007/08 ITRS “Moore’s Law and More” Alternative Definition Graphic

*Baseline
CMOS*

Memory

RF

*HV
Power*

Passives

*Sensors,
Actuators*

*Bio-chips,
Fluidics*

“More Moore”

“More than Moore”

Computing &
Data Storage

Sense, interact,
Empower

Heterogeneous Integration

System on Chip (SOC) and System In Package (SIP)



2008 ITRS “Beyond CMOS” Definition Graphic

Baseline *Ultimately* *Functionally*
CMOS *Scaled CMOS* *Enhanced CMOS*

Nanowire *Ferromagnetic* *Spin Logic*
Electronics *Logic Devices* *Devices*

32nm 22nm 16nm 11nm 8nm

Multiple gate MOSFETs

Channel Replacement Materials

Low Dimensional Materials Channels

“More Moore”

New State Variable

New Devices

New Data Representation

New Data Processing
Algorithms

“Beyond CMOS”

Computing and Data Storage Beyond CMOS


Source: Emerging Research Device Working Group



“Equivalent Scaling Process Technologies Timing”

New for 2009

[PIDS/FEP – “Simplified Transistor Roadmap”] - [Examples of “Equivalent Scaling” from ITRS PIDS/FEP TWGs (ENIAC Graphic)]



Source: 2009 ITRS - Exec. Summary Fig 7c



[Orig. Source: ITRS, European Nanoelectronics Initiative Advisory Council] (ENIAC)

Work in Progress – Do Not Publish!



2009 Definition of the Half Pitch – unchanged


[No single-product “node” designation; DRAM half-pitch still litho driver; however, other product technology trends may be drivers on individual TWG tables]



Source: 2009 ITRS - Exec. Summary Fig 1

Work in Progress – Do Not Publish!

Production Ramp-up Model and Technology **Cycle Timing**



Source: 2009 ITRS - Exec. Summary Fig 2a


Work in Progress – Do Not Publish!

Additional Lead-time: ERD/ERM Research and PIDS Transfer



ERD/ERM Long-Range R&D and PIDS Transfer Timing Model Technology Cycle Timing
 [Example: III-V MOSFET High-mobility Channel Replacement Materials]

New for 2009



III/V Hi- μ gate
 Example:

2011

2013

2015

2017

2019

2021




Source: 2009 ITRS - Executive Summary Fig 2b

Work in Progress – Do Not Publish!

Figure 7a

2009 ITRS - Technology Trends

Memory




Source: 2009 ITRS - Executive Summary Fig 7a

Work in Progress – Do Not Publish!

Figure 7b

2009 ITRS - Technology Trends

Logic




Source: 2009 ITRS - Executive Summary Fig 7b

Work in Progress – Do Not Publish!

Figure 8

Function Size

Memory & Logic



Source: 2009 ITRS - Executive Summary Fig 8


Work in Progress – Do Not Publish!



Figure 9a

2009 ITRS - Functions/chip and Chip Size

Memory



Source: 2009 ITRS - Executive Summary Fig 9a


2009 ITRS: 2009-2024

Work in Progress – Do Not Publish!

Figure 9b

2009 ITRS - Functions/chip and Chip Size


Logic



Source: 2009 ITRS - Executive Summary Fig 9b

Work in Progress – Do Not Publish!

Technology Cycle Timing Compared to Actual Wafer Production Technology Capacity Distribution



* Note: The wafer production capacity data are plotted from the SICAS* 4Q data for each year, except 2Q data for 2009. The width of each of the production capacity bars corresponds to the MOS IC production start silicon area for that range of the feature size (y-axis). Data are based upon capacity if fully utilized.



Source: 2009 ITRS - Executive Summary Fig 3

Work in Progress – Do Not Publish!

2009 ITRS 450mm Update

[from Public ORTC San Francisco SEMICON, July, 2009]

ITRS IRC 2009 Position (Source 2009 Executive summary; 450mm Special Topic):

“...Intel, Samsung, and TSMC (IST) announced in May’08 that they will work together with suppliers, other semiconductor players and ISMI to develop 450mm with a goal of a pilot line in 2012. Full production may be 2-3 years after that^[1]. This Public announcement and assessment may be subject to revision based on future statements; but it is the statement of record by these three companies and ISMI, as of the date of writing of the ITRS 2009 edition

The timing of the production ramp of 450 mm facilities (versus early pilot line capability) depends not only on the mastering of all technical issues, associated with this transition to a new diameter, but also on the preparedness of the industry. To assess the likelihood of that timing, the whole value chain must therefore be examined...”

“...Furthermore, and new in the 2009 ITRS, a 450mm Production Ramp-up Model Graphic has been provided (Figure 2c) to clarify the special dual “S-curve” timing required when a new wafer generation is being introduced [modeled after the experience with the 300mm wafer generation ramp on two succeeding technology cycles in the 2001-2003 (180nm-130nm M1) timeframe]....”

[1] Source: “May 2008”/ “Oct 2008 ISMI symposium”/Dec’08 ISMI 450mm Transition Program Status Update for ITRS IRC, Seoul, Korea [and also at SEMICON Japan]




2009 ITRS WORK IN PROGRESS – DO NOT PUBLISH

WORK IN PROGRESS – DO NOT PUBLISH!

450mm Production Ramp-up Model

[2009 Figure 2c A Typical Wafer Generation Pilot Line and Production "Ramp" Curve]



Source: 2009 ITRS - Executive Summary Fig 2c

Work in Progress – Do Not Publish!

7/15 2009 ITRS ORTC Summary

- 1) ORTC Model Completed and delivered to TWGs for San Francisco TWG Interdependency Preparation
 - 1) MPU Model completed based upon Design TWG model proposals
 - 2) Memory Chip Size and density models complete based on Brussels proposal presentation by PIDS
 - 3) Some new features:
 - 1) “Beyond CMOS” timing added for ERD/ERM early research and transfer to PIDS
 - 2) “Equivalent Scaling” Timing updated and compared to “Dimensional” Trends
 - 3) “More than Moore” white paper to be added to ITRS website at www.itrs.net
- 2) MPU M1 Update
 - 1) 2-year cycle trend added and extended through 2013
 - 2) Cross-over DRAM M1 2010/45nm
 - 3) Plus Smaller 60f² Design TWG SRAM 6t cell Design Factor
 - 4) Plus Smaller 175f² still proposed Logic Gate 4t Design Factor
- 3) DRAM M1
 - 1) Dimensional M1 half-pitch trends unchanged from 2007/08 ITRS
 - 2) However, new 4f² Design factor begins 2011
- 4) Flash Un-contacted Poly – extended 2yr cycle trend to 2010/32nm (1-year pull-in); then 3yr cycle and also added “equivalent scaling” bit design:
 - 1) Inserted 3bits/cell MLC 2009-11; and
 - 2) Delayed 4bits/cell (2 companies in production) until 2012



7/15 2009 ITRS ORTC Summary (cont.)

- 5) MPU GLpr – '08-'09 2-yr flat; Low operating and standby line items track changes
- 6) MPU GLph – '08-'09 2-yr flat with equiv. scaling process tradeoffs; Low operating and standby line items track changes
 - 1) Performance targets (speed, power) on track with tradeoffs
- 7) MPU Functions/Chip and Chip Size Models
 - 1) Utilized Design TWG Model for Chip Size and Density Model trends – tied to technology cycle timing trends and updated cell design factors
 - 2) High Performance MPU Transistors/chip crosses DRAM bits/chip in 2009 at 2Bt/2Gbits!
 - 3) ORTC line item added to deal with OverHead (OH) area model changes to deal with non-active area
- 8) DRAM Bits/Chip and Chip Size Model
 - 1) 1-yr push-out, 3yr generation “Moore’s Law” doubling cycle;
 - 2) smaller Chip Sizes (<60mm²) with 4f2 design factor included
- 9) Flash Bits/Chip and Chip Size Model
 - 1) 1-yr pull-in; 2yr generation “Moore’s Law” doubling cycle;
 - 2) growing Chip Sizes after return to 3-year technology cycle
 - 3) PIDS Scenario option proposal (for 2010 Update work): “mix and match” 2yr and 3yr doubling cycles across SLC and MLC products
- 10) New IRC 450mm Position: Pilot lines/2012; Production/2014-2016
New “double S-curve” graphic added to Executive Summary to clarify

