

# Front End Processes 2009 ITRS

**ITRS Public Conference  
December 16, 2009  
Ambassador Hotel, Hsinchu, Taiwan**

**2009 Winter Meeting FEP ITWG Participants:**

**US: J. Butterbaugh, L. Larson, M. Walden, M. Goldstein**

**JP: I. Mizushima**

**EU: M. Alessandri**



# 2009 FEP Sub-TWGs and Chairs

## NEW STRUCTURE FOR FEP CHAPTER in 2009

### DEVICE METRICS

- Logic Devices [HP, LOP, LSTP]: Prashant Majhi (US)
- DRAM Devices: Deoksin Kil (KR)
- Flash Devices: Mauro Alessandri (EU)
- PCM Devices: Mauro Alessandri (EU)
- FeRAM Devices: Yoshimasa Horii (JP)

### PROCESS METRICS

- Starting Materials: Mike Walden (US), Mike Goldstein (US)
- Surface Preparation: Joel Barnett (US)
- Thermal/Thin Films/Doping: Prashant Majhi (US)
- Etch: Tom Lii (US)
- CMP: Darryl Peters (US)



# FEP 2009 Participants

Danel Adrien, Mauro Alessandri, Luis Aparicio, Sehgal Aksey, Amulya Athayde, Souvik Banerjee, Joel Barnett, Twan Bearda, Meridith Beebe, Steve Benner, Ivan (Skip) Berry, Chris Borst, William Bowers, Ian Brown, Arifin Budihardio, Murray Bullis, Mayank T. Bulsara, Jeff Butterbaugh, George K. Celler, Cetin Cetinkaya, Luke Chang, Victor Chia, Phil Clark, Lee Cook, Jeffrey Cross, Suman Datta, Carlos H. Diaz, Roxanne Dulas, Paul Feeney, Graham Fisher, Nich Fuller, Mike Fury, Glenn Gale, Yehiel Gotkis, Mike Goldstein, Christina Gottschalk, Aomar Halimaoui, Qingyuan Han, Dick Hockett, Andrew Hoff, Yoshimasa Horii, Greg Hughes, William Hughes, Raj Jammy, Ravi Kanjolia, Bruce Kellerman, Deoksin Kil, Hyungsup Kim, Simon Kirk, Brian Kirkpatrick, Hiroshi Kitajima, Martin Knotter, Daniel Koos, Larry Larson, Jeff Lauerhaas, Yannick Le Tiec, Kun Tack Lee, Jooh Yun Lee, Tom Lii, Hong Lin, Prashant Majhi, Tom McKenna, Paul Mertens, Katsuhiko Miki, Ichiro Mizushima, Mansour Monipour, Paul Morgan, Brian Murphy, Anthony Muscat, Sadao Nakajima, Yasuo Nara, Masaaki Niwa, Toshihide Ohgata, Hiroshi Oji, Jin Goo Park, Friedrich Passek, Eric Persson, Darryl Peters, Gerd Pfeiffer, Jagdish Prasad, Rick Reidy, Karen Reinhardt, Hwa sung Rhee, Rob Rhoades, Marcello Riva, Jae Sung Roh, Akira Sakai, Archita Sengupta, YugYun Shin, James Shen, Wolfgang Sievert, Chris Sparks, Robert Standley, Sing Pin Tay, Bob Turkot, Steven Verhaverbeke, Hitoshi Wakabayashi, Mike Walden, Masaharu Watanabe, Han Xu



# HP Logic Devices

- **New Table Structure**
  - Individual tables to focus on device metrics for HP, LOP, and LSTP
- **New scaling approach coordinated with PIDS**
  - reset CV/I benchmark in 2009 to 0.82 ps
  - CV/I improvement factor changed to 13% per year
- **New Model Assumptions and New Rows; Parasitic Resistance Constraint**
- **$I_{d, sat}$  not matched to PIDS table → Plan to resolve in 2010**

Year of Production	2009	2010	2011	2012	2013	2014	2015
MPU Printed Gate Length (nm)	47	41	35	31	28	25	22
MPU Physical Gate Length (nm)	29	27	24	22	20	18	17
Supply voltage of operation (voltage scaling to ensure total active power consumption not to exceed heat removal rate)	1	0.97	0.93	0.9	0.87	0.84	0.81
Threshold voltage under linear drain bias condition (V)	0.33	0.3201	0.3069	0.297	0.2871	0.2772	0.2673
Saturation drive current (mA/um)	1.68	1.80	1.80	2.20	2.4	2.7	3.0
Off-state current under high drain bias (nA/um) at room temperature	100	100	100	100	100	100	100




# LSTP Logic Devices

- **New scaling approach coordinated with PIDS**
  - reset CV/I benchmark in 2009 [CV/I improvement factor changed to 13% per year]
  - include Poly/SiON gate stacks through 2010, possibly extended to 2013

<i>Year of Production</i>	<i>2009</i>	<i>2010</i>	<i>2011</i>	<i>2012</i>	<i>2013</i>	<i>2014</i>	<i>2015</i>
<i>MPU Printed Gate Length (nm)</i>	47	41	35	31	28	25	22
<i>Physical gate length low standby power (LSTP) (nm)</i>	38	32	29	27	22	18	17
<i>EOT for bulk LSTP (nm) for 1.5E20-doped poly-Si</i>	<b>1.2</b>	<b>1</b>	◆ <b>0.9</b>	◆ <b>0.8</b>	◆ <b>0.7</b>		
<i>EOT for bulk LSTP (nm) for metal gate</i>		<b>1.3</b>	<b>1.2</b>	<b>1</b>	<b>0.9</b>		
<i>EOT for FDSOI LSTP (nm) for metal gate</i>					<b>1</b>	<b>0.95</b>	<b>0.9</b>
<i>EOT for multi-gate LSTP (nm) for metal gate</i>							<b>1.1</b>
<i>Supply voltage of operation</i>	<b>1.05</b>	<b>1.05</b>	<b>1.05</b>	<b>1</b>	<b>0.95</b>	<b>0.95</b>	<b>0.95</b>
<i>Threshold voltage under linear drain bias condition (V)</i>	<b>0.33</b>	<b>0.3201</b>	<b>0.3069</b>	<b>0.297</b>	<b>0.2871</b>	<b>0.2772</b>	<b>0.2673</b>
<i>Saturation drive current (mA/um)</i>	<b>0.54</b>	<b>0.56</b>	<b>0.58</b>	<b>0.66</b>	<b>0.81</b>	<b>0.93</b>	<b>1.02</b>
<i>Off-state current under high drain bias (nA/um) at R.T.</i>	<b>0.10</b>	<b>0.10</b>	<b>0.10</b>	<b>0.10</b>	<b>0.10</b>	<b>0.10</b>	<b>0.10</b>




# Timing of CMOS Innovations




# DRAM

- ORTC/PIDS a factor drops from 6 to 4 in 2011 → **this was not captured in 2009 FEP DRAM Table and will be corrected in 2010 update**
- capacitance per cell reduced from 25 to 20 pF in 2012 due to expected introduction of buried word line
- capacitor dielectric constant reduced and no longer peaks at 130
- capacitor dielectric constant physical thickness reduced → no longer **red**
- A/R **yellow** in 2011 and **red** in 2013



# Potential Dielectric Thickness Problem



Physical thickness increases as the permittivity increases maintaining a certain leakage current → enough room?



# Flash

- **Floating Gate Flash:** need for transition to high-k interpoly dielectric moved to 25 nm for NAND and other minor adjustments
- **New Table added for planar Charge-Trapping Flash that includes:**
  1. **Tunnel dielectric:** EOT thickness, Material/structure to be used, Max leakage current (for retention purpose) measured @ highest write/erase voltage, Erase/program time degradation at constant voltage
  2. **Charge Trapping layer:** Minimum trap density, Trap energy level, Minimum band offset vs conduction band of the tunnel dielectric and the blocking dielectric (eV), Dielectric constant, Material/structure to be used
  3. **Blocking Dielectric:** EOT thickness, Max leakage current (for retention purpose) measured @ highest write/erase voltage, Material/structure to be used
  4. **Gate:** Working function, Material/structure to be used



# PCRAM

- Added conformality of the PCM cell sealing dielectric.
- The challenge in this case is to achieve conformality within a very low thermal budget compatible with the phase change material

Grey cells indicate the requirements projected for years before it reaches volume production.

Year of Production	2009	2010	2011	2012	2013
PCM ½ Pitch (nm) (contacted)	50	45	40	35	32
Phase change material min. conformality (%) [A]	70	90	90	90	98
PCRAM phase change material minimum operating temperature (°C) [B]	100	100	100	100	125
Heater max resistivity change during reset cycle and after 1E12 cycles (%)	5	5	5	5	5
Maximum Reset Current Density (A/μm <sup>2</sup> )	0.3-0.8	0.4-1.0	0.4-1.0	0.4-1.0	0.5-1.3
Cell Sealing Dielectric min. conformality (%) [E]	90	95	95	95	98

# FeRAM

- Table parameters, general trend are unchanged
- Trends in 4-year blocks

<i>Year of Production</i>	<i>2009-2012</i>	<i>2013-2016</i>	<i>2017-2020</i>	<i>2021-2024</i>
<i>FeRAM technology – F (nm) [A]</i>	<b>180</b>	<b>130</b>	<b>90</b>	<b>65</b>
<i>FeRAM cell size – area factor a</i>				
<i>in multiples of F<sup>2</sup> [B]</i>	<b>22</b>	<b>16</b>	<b>14</b>	<b>12</b>
<i>FeRAM cell size (μm<sup>2</sup>) [C]</i>	<b>0.713</b>	<b>0.27</b>	<b>0.113</b>	<b>0.051</b>
<i>FeRAM cell structure [D]</i>	<b>1T1C</b>	<b>1T1C</b>	<b>1T1C</b>	<b>1T1C</b>
<i>FeRAM capacitor structure [E]</i>	<b>stack</b>	<b>stack</b>	<b>3D</b>	<b>3D</b>
<i>FeRAM capacitor footprint (μm<sup>2</sup>) [F]</i>	<b>0.33</b>	<b>0.106</b>	<b>0.041</b>	<b>0.016</b>
<i>FeRAM capacitor active area (μm<sup>2</sup>) [G]</i>	<b>0.33</b>	<b>0.106</b>	<b>0.1</b>	<b>0.069</b>
<i>FeRAM cap active area/footprint ratio</i>	<b>1</b>	<b>1</b>	<b>2.46</b>	<b>4.25</b>
<i>Ferro capacitor voltage (V) [I]</i>	<b>1.5</b>	<b>1.2</b>	<b>1</b>	<b>0.7</b>
<i>FeRAM minimum switching charge density (μC/cm<sup>2</sup>) [J]</i>	<b>13.5</b>	<b>34</b>	<b>30</b>	<b>30</b>
<i>FeRAM endurance (read/write cycles) [K]</i>	<b>1.00E+14</b>	<b>1.00E+15</b>	<b>&gt;1.0E16</b>	<b>&gt;1.0E16</b>
<i>FeRAM nonvolatile data retention (years) [L]</i>	<b>10 Years</b>	<b>10 Years</b>	<b>10 Years</b>	<b>10 Years</b>



# FeRAM

## - forward to high density memory -

### High-Density and High Speed 128Mb Chain FeRAM with SDRAM- Compatible DDR Interface

Shimojo et al. (Toshiba, VLSI technology symposium 2009)




Fig. 1. A 3D image and a bird's-eye view of 128Mb Chain FeRAM™.




Fig. 3. Schematic view of 128Mb FeRAM in comparison with previous 64Mb FeRAM.

High-density cover film and low-damage ferroelectric capacitor etching technique realize 128Mb FeRAM.

# Starting Materials

- Alignment of 450mm substrate timing with ISMI projections
- New ORTC and related chip size / gate length models have been utilized
- Pull-in of 45nm particle size from 2012 to 2010
- Defect densities no longer allowed to increase from the previous generations' values based upon industry realities
- Near-term improvement in SOI BOX and layer thickness capabilities noted – Partially depleted SOI removed from table beginning with 15nm MPU technology generation
- Colorization updated

Year of Production	2009	2010	2011	2012	2013	2014	2015
DRAM ½ Pitch (nm) (contacted)	52	45	40	36	32	28	25
MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)	54	45	38	32	27	24	21
Front surface particle size (nm), latex sphere equivalent (A)	≥65	≥45	≥45	≥45	≥32	≥32	≥32
Particles (cm <sup>-2</sup> )****	≤ 0.18	≤ 0.18	≤ 0.18	≤ 0.18	≤ 0.18	≤ 0.18	≤ 0.18
Particles (#/wf)****	≤ 126	≤ 126	≤ 126	≤ 126	≤ 126	≤ 286	≤ 286

## Silicon-On-Insulator (SOI) Wafer\* (99% Chip Yield)

Edge exclusion (nm)*****	2	2	2	2	2	2	2
Starting silicon layer thickness (Partially Depleted) (tolerance ± 5%, 3σ) (nm) (D)	54-83	50-76	46-71	43-65	40-60	38-56	35-52
Starting silicon layer thickness (Fully Depleted) (tolerance ± 5%, 3σ) (nm) (E)		17-32	16-21	16-20	15-19	14-17	14-16
Buried oxide (BOX) thickness (Fully Depleted) (tolerance ± 5%, 3σ) (nm) (F)		40-66	36-60	34-56	30-50	28-46	26-42



# Surface Preparation

- Particle metrics updated for changes in DRAM models
- Current particle metrology is a challenge at “Critical Particle Diameter”
- Material loss metrics colorization removed for DRAM
- Achieving material loss goals for advanced logic remains a challenge

<i>Year of Production</i>	2009	2010	2011	2012	2013
<i>DRAM ½ Pitch (nm) (contacted)</i>	52	45	40	36	32
<i>MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)</i>	54	45	38	32	27
<i>MPU Physical Gate Length (nm)</i>	29	27	24	22	20
<i>Front surface particles</i>					
Killer defect density, $D_p R_p$ ( $\#/cm^2$ ) [A]	<b>0.033</b>	<b>0.043</b>	<b>0.033</b>	<b>0.042</b>	<b>0.053</b>
Critical particle diameter, $d_c$ (nm) [B]	◆ 25.8	◆ 22.5	◆ 20.0	◆ 17.9	◆ 15.9
Critical particle count, $D_{pw}$ ( $\#/wafer$ ) [C]	◆ 113.3	◆ 113.3	◆ 113.3	◆ 327.2	◆ 327.2
Silicon and oxide loss ( $\text{Å}$ ) on polysilicon blanket test wafers per LDD clean step—DRAM [K]	1.2	0.9	0.9	0.9	0.6
Silicon and oxide loss ( $\text{Å}$ ) on polysilicon blanket test wafers per LDD clean step—Microprocessor/SoC/Analog [L]	0.4	◆ 0.3	◆ 0.3	◆ 0.3	◆ 0.2

# Thermal/Thin Films/Doping

- Emphasis on Scaled Junctions (to allow for Lg scaling) and External Resistance (scaled contact Rco)

<i>Year of Production</i>	2009	2010	2011	2012	2013	2014	2015
<i>MPU Printed Gate Length (nm)</i>	47	41	35	31	28	25	22
<i>MPU Physical Gate Length (nm)</i>	29	27	24	22	20	18	17
<i>Drain extension <math>X_j</math> (nm) for bulk MPU/ASIC [A]</i>	<b>13</b>	<b>12</b>	<b>10.5</b>	<b>9.5</b>	<b>8.7</b>	<b>8</b>	<b>7.3</b>
<i>Maximum allowable parasitic series resistance for bulk NMOS MPU/ASIC <math>\times</math> width ((<math>\Omega-\mu\text{m}</math>) from PIDS [B]</i>	<b>170</b>	<b>170</b>	<b>160</b>	<b>140</b>	<b>130</b>	<b>110</b>	<b>110</b>
<i>Maximum drain extension sheet resistance for bulk MPU/ASIC (NMOS) (<math>\Omega/\text{sq}</math>) [B]</i>	<b>650</b>	<b>670</b>	<b>660</b>	<b>680</b>	<b>750</b>	<b>810</b>	<b>900</b>
<i>Contact maximum resistivity for bulk MPU/ASIC (<math>\Omega\text{-cm}^2</math>) [I]</i>	<b>1.60E-07</b>	<b>1.38E-07</b>	<b>8.00E-08</b>	<b>4.00E-08</b>	<b>2.00E-08</b>	<b>1.00E-08</b>	<b>8.00E-09</b>



# Etch

- **New Methodology to address gate length variation**
  - contributions from lithography and etch cannot be treated separately
  - advanced process control allows lithography tools to make field-to-field adjustments to account for both lithography and etch variations across the wafer
  - Etch inputs coordinated between FEP and LITHO
  - Physical gate length variation include several random variations listed in table below

<i>Year of Production</i>	<i>2009</i>	<i>2010</i>	<i>2011</i>	<i>2012</i>	<i>2013</i>	<i>2014</i>
<i>MPU Printed Gate Length (nm)</i>	<b>47</b>	<b>41</b>	<b>35</b>	<b>31</b>	<b>28</b>	<b>25</b>
<i>MPU Physical Gate Length (nm)</i>	<b>29</b>	<b>27</b>	<b>24</b>	<b>22</b>	<b>20</b>	<b>18</b>
<i>L<sub>gate</sub> 3 σ variation (nm) [D]</i>	<b>3.48</b>	<b>3.18</b>	<b>2.9</b>	<b>2.65</b>	<b>2.42</b>	<b>2.21</b>
<i>L<sub>gate</sub> line width roughness 3 σ (nm) [E]</i>	<b>2.5</b>	<b>2.28</b>	<b>2.08</b>	<b>1.9</b>	<b>1.74</b>	<b>1.59</b>
<i>Across chip L<sub>gate</sub> variation 3 σ (nm) [F]</i>	<b>1.5</b>	<b>1.37</b>	<b>1.25</b>	<b>1.14</b>	<b>1.04</b>	<b>0.95</b>
<i>Across wafer L<sub>gate</sub> variation 3 σ (nm) [G]</i>	<b>1.4</b>	<b>1.29</b>	<b>1.18</b>	<b>1.08</b>	<b>0.98</b>	<b>0.9</b>
<i>Wafer to wafer within lot L<sub>gate</sub> 3 σ (nm)</i>	<b>0.9</b>	<b>0.82</b>	<b>0.75</b>	<b>0.69</b>	<b>0.63</b>	<b>0.58</b>
<i>Lot to lot L<sub>gate</sub> 3 σ (nm)</i>	<b>0.9</b>	<b>0.82</b>	<b>0.75</b>	<b>0.69</b>	<b>0.63</b>	<b>0.58</b>
<i>Through pitch L<sub>gate</sub> variation 3 σ (nm) [H]</i>	<b>1.52</b>	<b>1.4</b>	<b>1.3</b>	<b>1.16</b>	<b>1.06</b>	<b>0.97</b>



# CMP

- Shallow Trench Isolation CMP requirements table New in 2009
  - CMP inputs coordinated between FEP and Interconnect TWGs
  - Scaled from 130nm Equipment Performance Metrics (EPM)
  - Real data from end users is difficult to obtain
  - Broadly applicable, accurate models are not available
  - Scaled EPMs will be used for baseline CMP metrics going forward, to be refined by data when available
- Defectivity, especially microscratches, are a challenge
  - Significant yield impact and reliability issue
- Improvements needed in WIW and WTW uniformity
- Post-CMP cleans are not addressed in ITRS
  - Cleans can have an impact on metal gate work function



# FEP Difficult Challenges

## $\geq 16$ nm (Metal 1 1/2-pitch)

- Strain Engineering
  - continued improvement for increasing device performance
  - application to FDSOI and Multi-gate technologies
- Achieving DRAM cell capacitance with dimensional scaling
  - finding robust dielectric with dielectric constant of  $\sim 60$
  - finding electrode material with high work function
- Achieving clean surfaces free of killer defects
  - with no pattern damage
  - with low material loss ( $< 0.2$  A)
- High-k/Metal Gate
  - introduction to full scale manufacturing for HP, LOP, and LSTP
  - scaling equivalent oxide thickness (EOT) below 0.8nm
- 450mm wafers - meeting production level quality and quantity



# FEP Difficult Challenges

## < 16 nm (Metal 1 1/2-pitch)

- Continued scaling of HP multigate device in all aspects: EOT, junctions, mobility enhancement, new channel materials, parasitic series resistance, contact silicidation.
- Lowering required DRAM capacitance by  $4F^2$  cell scheme or like, while continuing to address materials challenges
- Continued achievement of clean surfaces while eliminating material loss and surface damage and sub-critical dimension particle defects
- Continued EOT scaling below 0.7 nm with appropriate metal gates
- Continued charge retention with dimensional scaling and introduction of new non-charged based NVM technologies



# 2009 FEP - Highlights

- **Logic Devices:**
  - Separate tables for HP, LOP, LSTP; CV/I reset with 13% pace; HP  $I_{off}$  set at 100nA/um
  - Incorporated new Lg pacing
- **DRAM Devices:**
  - Node capacitance adjusted for buried wordline; Capacitor dielectric requirement eased/smoothed
- **Non-volatile memories**
  - Flash – New Charge Trapping Flash Table added
  - PCRAM – Conformality of Sealing Dielectric added
  - FeRAM – minor changes; pacing captured in 4-year blocks
- **Starting Materials:**
  - Incorporated new ORTC scaling and recalculated allowable defects
  - Near-term improvement in SOI BOX and layer thickness capabilities noted (color changed)
- **Surface Preparation:**
  - Incorporated new ORTC scaling and recalculated allowable defects
  - Metrology not capable of monitoring killer defect size
- **Thermal/Thin Films/Doping:**
  - New table which is split from previous logic device tables
  - Emphasis on Scaled Junctions and External Resistance
- **Etch:**
  - New methodology for tracking gate length variation requirements accounting for currently used Advanced Process Control capabilities in lithography.
- **CMP:**
  - New table for 2009; scratches and uniformity requirements are projected

