

2009 ITRS ORTC

Public Presentation 07/15/2009

A. Allan - Rev 9, 07/14/09



Work in Progress – Do Not Publish!

7/15 2009 ITRS ORTC Pre-Summary

- 1) ORTC Model Completed and delivered to TWGs for San Francisco TWG Interdependency Preparation
 - 1) MPU Model completed based upon Design TWG model proposals
 - 2) Dimensional trend “Node” “Score Card” updated to include Foundry positioning
 - 3) Memory Chip Size and density models complete based on Brussels proposal presentation by PIDS
 - 4) “Frozen” ORTC tables delivered to the TWGs for their preparation work
- 2) MPU M1
 - 1) 2yr cycle trend through 2013
 - 2) Cross-over DRAM M1 2010/45nm
 - 3) Plus Smaller 60f² Design TWG SRAM 6t cell Design Factor
 - 4) Plus Smaller 175f² still proposed Logic Gate 4t Design Factor
- 3) DRAM M1
 - 1) Unchanged from 2007/08 ITRS
 - 2) However, new 4f² Design factor begins 2011
- 4) Flash Un-contacted Poly – extend 2yr cycle trend to 2010/32nm (1-year pull-in); then 3yr cycle
 - 1) Inserted 3bits/cell MLC 2009-11; and
 - 2) Delayed 4bits/cell until 2012



7/15 2009 ITRS ORTC Pre-Summary (cont.)

- 5) MPU GLpr – 1-yr delay; Low operating and standby line items track changes
- 6) MPU GLph – 1-yr delay; Low operating and standby line items track changes
- 7) MPU Functions/Chip and Chip Size Models
 - 1) Utilized Design TWG Model for Chip Size and Density Model trends – tied to technology cycle timing trends and updated cell design factors
 - 2) High Performance MPU Transistors/chip crosses DRAM bits/chip in 2009 at 2Bt/2Gbits!
 - 3) ORTC line item added to deal with OverHead (OH) area model changes to deal with non-active area
- 8) DRAM Bits/Chip and Chip Size Model
 - 1) 1-yr push-out, 3yr generation “Moore’s Law” doubling cycle;
 - 2) smaller Chip Sizes (<60mm²) with 4f2 design factor included
- 9) Flash Bits/Chip and Chip Size Model
 - 1) 1-yr pull-in; 2yr generation “Moore’s Law” doubling cycle;
 - 2) growing Chip Sizes after return to 3-year technology cycle
 - 3) PIDS Scenario option proposal (for 2010 Update work): “mix and match” 2yr and 3yr doubling cycles across SLC and MLC products
- 10) New IRC 450mm Position: 32nm Pilot lines/2012; 22nm Production/2014



2007 ITRS Executive Summary Fig 5

Moore's Law & More

[2009 –
Unchanged]

Traditional
ORTC Models

Functional Diversification (More than Moore)

Facilitator:
Europe IRC*

- Analog/RF
- HV Power
- Passives
- Sensors Actuators
- Biochips

*More than Moore
"White Paper"
Europe IRC
Development
Underway

Scaling (More Moore)

[Geometrical & Equivalent scaling]
Baseline CMOS: CPU, Memory, Logic

- 130nm
- 90nm
- 65nm
- 45nm
- 32nm
- 22nm
- ...
- V

Information Processing
Digital content
System-on-chip (SoC)

Interacting with people
and environment

Non-digital content
System-in-package (SiP)

Continuing SoC and SiP: Higher Value Systems

Facilitator:
USA IRC

Beyond CMOS

Facilitator:
ERD/ERM ITWG

SIP "White Paper"
A&P ITWG
[www.itrs.net/
papers.html](http://www.itrs.net/papers.html)



Work in Progress – Do Not Publish!

2007/08 ITRS “Moore’s Law and More” Alternative Definition Graphic

*Baseline
CMOS*

Memory

RF

*HV
Power*

Passives

*Sensors,
Actuators*

*Bio-chips,
Fluidics*

“More Moore”

“More than Moore”

Computing &
Data Storage

Sense, interact,
Empower

Heterogeneous Integration

System on Chip (SOC) and System In Package (SIP)



2008 ITRS “Beyond CMOS” Definition Graphic

Baseline *Ultimately* *Functionally*
CMOS *Scaled CMOS* *Enhanced CMOS*

Nanowire *Ferromagnetic* *Spin Logic*
Electronics *Logic Devices* *Devices*

32nm 22nm 16nm 11nm 8nm

Multiple gate MOSFETs

Channel Replacement Materials

Low Dimensional Materials Channels

“More Moore”

New State Variable

New Devices

New Data Representation

New Data Processing
Algorithms

“Beyond CMOS”


Computing and Data Storage Beyond CMOS

Source: Emerging Research Device Working Group



2007/08 - PIDS/FEP - Simplified Transistor Roadmap

[Examples of "Equivalent Scaling" from ITRS PIDS/FEP TWGs] – Update in 2009



[2008 WAS ITRS DRAM/MPU Half-Pitch Timing: 2007[7.5]

Source: ITRS, European Nanoelectronics Initiative Advisory Council (ENIAC)


[*2009 ITRS ERD/ERM Proposal Feb'09]

Do Work in Progress – Do Not Publish

Fig 3

2009 – Updated (no Parts/Month scale); and add ERD/ERM Research and PIDS Transfer *

Production Ramp-up Model and Technology **Cycle Timing**



*Add:
ERD/ERM
Research and
PIDS Transfer





Source: 2005 ITRS - Exec. Summary Fig 3

Work in Progress – Do Not Publish!

2007 Definition of the Half Pitch – 2008 unchanged


[No single-product “node” designation; DRAM half-pitch still litho driver; however, other product technology trends may be drivers on individual TWG tables]



Source: 2005 ITRS - Exec. Summary Fig 2


Work in Progress – Do Not Publish!

2008 ITRS Update - Technology Trends vs Actuals and Survey [including Final Litho Printed Gate Length Proposal]




Work in Progress – Do Not Publish!

2009 ITRS - Technology Trends




Work in Progress – Do Not Publish!

2009 ITRS - Technology Trends




Work in Progress – Do Not Publish!

2009 ITRS - Technology Trends




Work in Progress – Do Not Publish!

2009 ITRS - Technology Trends




Work in Progress – Do Not Publish!

2009 ITRS - Technology Trends




Work in Progress – Do Not Publish!

2009 ITRS - Technology Trends



Work in Progress – Do Not Publish!

2009 ITRS - Technology Trends




Work in Progress – Do Not Publish!

Industry MPU [also Hi-Performance (hp) ASIC] "Node"* Alignment w/ITRS

DRAM Density "Equiv. Scaling":	8f ²	8f ²	6f ²	4f ²	TBD	TBD	TBD
Flash Density MLC "Equiv. Scaling":	16/11/8/5.5/4f ² : 2b/cell	2.0f ² : 2b/cell	1.5f ² : 3b/cell	1.0f ² : 4b/cell	TBD	TBD	TBD
MPU Perform/Power "Equiv. Scaling":	Copper	Strain	HiK/MG	TBD	TBD	TBD	TBD

Dimensional Half Pitch Scaling (EOT not shown): Past ↔ Future Note: TSMC uses "40nm" (no HiK/MG) and "28nm" (SION Lo-K ?? Gate Hi-K) As their "node labels" and actual M1 ****



*Notes:
 1) DRAM industry "Node" typically = Contacted M1 half-pitch***;
 2) Flash "Node" typically = Uncontacted Poly half-pitch, which is approx. equivalent (i.e., using same lithography technology) to a 2-year lead of DRAM contacted M1 DRAM.
 3) Litho TWG estimates Flash driving Lithography since 2007.
 4) At 2-year behind the Flash Uncontacted-Poly, the 2012/32nm Contacted M1 MPU/hp-ASIC will be a co-driver of Lithography, and will lead DRAM M1 by 1 year.

**Mark Bohr Tutorial, 3/5/08, #19 "Transistor [half] Pitch" and #5 "Minimum Feature Size"
 ***However, Inoue-san presentation has Samsung Using "40nm-class" announcement in 2009 (52nm?)
 * http://intel_im.edgesuite.net/2008/123085/IM2008_Bohr.pdf

2010
45nm
"Hinge"
Year

2013
32nm
2nd
"Hinge"
Year:
(MPU M1 turns to a 3-year Cycle)

~1.5yr pull-in of the M1 function size and density driver => ~3-4yr pull-in of Function Size And Density Timing due to square relationship

2009 ITRS: 2009-2024

Work in Progress – Do Not Publish!


Figure 10 ITRS Product Functions per Chip

[MIT "Moore's Law" Article:

<http://www.technologyreview.com/computing/21901/?a=f>]

[2007/08 ITRS "WAS"]

Functions per Chip




Past ← → Future

WORK IN PROGRESS - Do Not Publish!



2009 ITRS - Functions/chip

2009 "IS"




2009 ITRS: 2009-2024

Work in Progress – Do Not Publish!




2009 ITRS - Technology Trends



Work in Progress – Do Not Publish!

Development & Technology Intercept Targets for 450mm



Note: Detailed technology goals will be defined by individual company business requirements

[1]: Reference is DRAM stagger-contacted Metal 1 half-pitch in nanometers




Intel, Samsung, and TSMC (IST) announced in May'08 that they will work together with suppliers, other semiconductor players and ISMI to develop 450mm with a goal of a pilot line in 2012. Full production may be 2-3 years after that. – “May 2008”/ “Oct 2008 ISMI symposium”/Dec'08 ISMI 450mm Transition Program Status Update for ITRS IRC, Seoul, Korea

ITRS IRC Position 7/13/09:

- 1) Wafer diameter should not be tied to technology generations.
- 2) The Public IST(Intel, Samsung, TSMC)/ISMI announcement and assessment may be subject to revision based on future statements; but it is the statement of record by these three companies and ISMI.
- 3) The ITRS/IRC expects manufacturing tools to be available between 2012 to 2014 for pilot lines; with possible production manufacturing ramp from 2014-2016 and beyond.



450mm Production Ramp-up Model




Source: 2009 ITRS IRC Meeting, 7/14/09; interpretation of 2008 ISMI Timing

gress – Do Not Publish!

2009 ITRS IRC 450mm Timing Update “The Bottom Line”

Table ORTC-3 Lithographic-Field and Wafer Size Trends

Year of Production		2007	2008	2009	2010	2011	2012	2013	2014
ADD	<i>Flash ½ Pitch (nm) (un-contacted Poly)(f)</i>	54	45	40	36	32	28	25	23
IS		54	45	38	32	28	25	23	20
WAS	<i>DRAM ½ Pitch (nm) (contacted)</i>	68	59	52	45	40	36	32	28
IS		68	59	52	45	40	36	32	28
WAS	<i>MPU/ASIC Metal 1 (M1) ½ Pitch (nm)</i>	68	59	52	45	40	36	32	28
IS		76	64	54	45	38	32	27	24
ADD	<i>MPU Printed Gate Length (GLpr) (nm) ††</i>	54	47	41	35	31	28	25	22
IS		54	47	47	41	35	31	28	25
WAS	<i>MPU Physical Gate Length (GLph) (nm)</i>	32	29	27	24	22	20	18	17
IS		32	29	29	27	24	22	20	18
WAS	<i>Lithography Field Size</i>								
IS									
WAS	<i>Maximum Lithography Field Size—area (mm²)</i>	858	858	858	858	858	858	858	858
IS		858	858	858	858	858	858	858	858
WAS	<i>Maximum Lithography Field Size—length (mm)</i>	33	33	33	33	33	33	33	33
IS		33	33	33	33	33	33	33	33
WAS	<i>Maximum Lithography Field Size—width (mm)</i>	26	26	26	26	26	26	26	26
IS		26	26	26	26	26	26	26	26
WAS	<i>Maximum Substrate Diameter (mm)—High-volume Production (>20K <u>parts</u> starts per month)</i>								
IS									
WAS	<i>Bulk or epitaxial or SOI wafer</i>	300	300	300	300	300	450	450	450
IS		300	300	300	300	300	300	300	450



Work in Progress – Do Not Publish!

7/15 2009 ITRS ORTC Pre-Summary

- 1) ORTC Model Completed and delivered to TWGs for San Francisco TWG Interdependency Preparation
 - 1) MPU Model completed based upon Design TWG model proposals
 - 2) Dimensional trend “Node” “Score Card” updated to include Foundry positioning
 - 3) Memory Chip Size and density models complete based on Brussels proposal presentation by PIDS
 - 4) “Frozen” ORTC tables delivered to the TWGs for their preparation work
- 2) MPU M1
 - 1) 2yr cycle trend through 2013
 - 2) Cross-over DRAM M1 2010/45nm
 - 3) Plus Smaller $60f^2$ Design TWG SRAM 6t cell Design Factor
 - 4) Plus Smaller $175f^2$ still proposed Logic Gate 4t Design Factor
- 3) DRAM M1
 - 1) Unchanged from 2007/08 ITRS
 - 2) However, new $4f^2$ Design factor begins 2011
- 4) Flash Un-contacted Poly – extend 2yr cycle trend to 2010/32nm (1-year pull-in); then 3yr cycle
 - 1) Inserted 3bits/cell MLC 2009-11; and
 - 2) Delayed 4bits/cell until 2012



7/15 2009 ITRS ORTC Pre-Summary (cont.)

- 5) MPU GLpr – 1-yr delay; Low operating and standby line items track changes
- 6) MPU GLph – 1-yr delay; Low operating and standby line items track changes
- 7) MPU Functions/Chip and Chip Size Models
 - 1) Utilized Design TWG Model for Chip Size and Density Model trends – tied to technology cycle timing trends and updated cell design factors
 - 2) High Performance MPU Transistors/chip crosses DRAM bits/chip in 2009 at 2Bt/2Gbits!
 - 3) ORTC line item added to deal with OverHead (OH) area model changes to deal with non-active area
- 8) DRAM Bits/Chip and Chip Size Model
 - 1) 1-yr push-out, 3yr generation “Moore’s Law” doubling cycle;
 - 2) smaller Chip Sizes (<60mm²) with 4f2 design factor included
- 9) Flash Bits/Chip and Chip Size Model
 - 1) 1-yr pull-in; 2yr generation “Moore’s Law” doubling cycle;
 - 2) growing Chip Sizes after return to 3-year technology cycle
 - 3) PIDS Scenario option proposal (for 2010 Update work): “mix and match” 2yr and 3yr doubling cycles across SLC and MLC products
- 10) New IRC 450mm Position: 32nm Pilot lines/2012; 22nm Production/2014



Backup

- 2009 ITRS/ORTC Technology Trend tables
- Frequency Targets (Unch. From 2008)



Table ORTC-1 ITRS Technology Trend Targets

		2007	2008	2009	2010	2011	2012	2013	2014	2015
WAS	<i>Year of Production</i>									
IS	<i>Flash ½ Pitch (nm) (un-contacted Poly)(f)</i>	54	45	38	32	28	25	23	20	18
WAS	<i>DRAM ½ Pitch (nm) (contacted)</i>	68	59	52	45	40	36	32	28	25
IS		68	59	52	45	40	36	32	28	25
WAS	<i>MPU/ASIC Metal 1 (M1) ½ Pitch (nm)</i>	68	59	52	45	40	36	32	28	25
IS		76	64	54	45	38	32	27	24	21
WAS	<i>MPU Printed Gate Length (GLpr) (nm) ††</i>	54	47	41	35	31	28	25	22	20
IS		54	47	47	41	35	31	28	25	22
WAS	<i>MPU Physical Gate Length (GLph) (nm)</i>	32	29	27	24	22	20	18	17	15
IS		32	29	29	27	24	22	20	18	17

Table ORTC-1 ITRS Technology Trend Targets

		2016	2017	2018	2019	2020	2021	2022	2023	2024
WAS	<i>Year of Production</i>									
IS	<i>Flash ½ Pitch (nm) (un-contacted Poly)(f)</i>	17.9	15.9	14.2	12.6	11.3	10.0	8.9	8.0	7.1
IS		15.9	14.2	12.6	11.3	10.0	8.9	8.0	7.1	6.3
WAS	<i>DRAM ½ Pitch (nm) (contacted)</i>	22.5	20.0	17.9	15.9	14.2	12.6	11.3	10.0	8.9
IS		22.5	20.0	17.9	15.9	14.2	12.6	11.3	10.0	8.9
WAS	<i>MPU/ASIC Metal 1 (M1) ½ Pitch (nm)</i>	22.5	20.0	17.9	15.9	14.2	12.6	11.3	10.0	8.9
IS		18.9	16.9	15.0	13.4	11.9	10.6	9.5	8.4	7.5
WAS	<i>MPU Printed Gate Length (GLpr) (nm) ††</i>	17.7	15.7	14.0	12.5	11.1	9.9	8.8	7.9	7.0
IS		19.8	17.7	15.7	14.0	12.5	11.1	9.9	8.8	7.9
WAS	<i>MPU Physical Gate Length (GLph) (nm)</i>	14.0	12.8	11.7	10.7	9.7	8.9	8.1	7.4	6.8
IS		15.3	14.0	12.8	11.7	10.7	9.7	8.9	8.1	7.4



Table ORTC-1 ITRS Technology Trend Targets

Year of Production		2007	2008	2009	2010	2011	2012	2013	2014	2015
WAS	<i>Flash ½ Pitch (nm) (un-contacted Poly)(f)</i>	54	45	40	36	32	28	25	23	20
IS		54	45	38	32	28	25	23	20	18
WAS	<i>DRAM ½ Pitch (nm) (contacted)</i>	68	59	52	45	40	36	32	28	25
IS		68	59	52	45	40	36	32	28	25
WAS	<i>MPU/ASIC Metal 1 (M1) ½ Pitch (nm)</i>	68	59	52	45	40	36	32	28	25
IS		76	64	54	45	38	32	27	24	21
WAS	<i>MPU Printed Gate Length (GLpr) (nm) ††</i>	54	47	41	35	31	28	25	22	20
IS		54	47	47	41	35	31	28	25	22
WAS	<i>MPU Physical Gate Length (GLph) (nm)</i>	32	29	27	24	22	20	18	17	15
IS		32	29	29	27	24	22	20	18	17
WAS	<i>ASIC/Low Operating Power Printed Gate Length (nm) ††</i>	64	54	47	41	35	31	25	22	20
IS		64	54	54	47	41	35	31	25	22
WAS	<i>ASIC/Low Operating Power Physical Gate Length (nm)</i>	38	32	29	27	24	22	18	17	15
IS		38	32	32	29	27	24	22	18	17
WAS	<i>ASIC/Low Standby Power Physical Gate Length (nm)</i>	45	38	32	29	27	22	18	17	15
IS		45	38	38	32	29	27	22	18	17
WAS	<i>MPU Etch Ratio GLpr/GLph (nm)</i>	1.6818	1.6039	1.5296	1.4588	1.4237	1.3895	1.3561	1.3235	1.2917
IS		1.6818	1.6039	1.6039	1.5296	1.4588	1.4237	1.3895	1.3561	1.3235

Table ORTC-1 ITRS Technology Trend Targets

Year of Production		2016	2017	2018	2019	2020	2021	2022	2023	2024
WAS	<i>Flash ½ Pitch (nm) (un-contacted Poly)(f)</i>	17.9	15.9	14.2	12.6	11.3	10.0	8.9	8.0	7.1
IS		15.9	14.2	12.6	11.3	10.0	8.9	8.0	7.1	6.3
WAS	<i>DRAM ½ Pitch (nm) (contacted)</i>	22.5	20.0	17.9	15.9	14.2	12.6	11.3	10.0	8.9
IS		22.5	20.0	17.9	15.9	14.2	12.6	11.3	10.0	8.9
WAS	<i>MPU/ASIC Metal 1 (M1) ½ Pitch (nm)</i>	22.5	20.0	17.9	15.9	14.2	12.6	11.3	10.0	8.9
IS		18.9	16.9	15.0	13.4	11.9	10.6	9.5	8.4	7.5
WAS	<i>MPU Printed Gate Length (GLpr) (nm) ††</i>	17.7	15.7	14.0	12.5	11.1	9.9	8.8	7.9	7.0
IS		19.8	17.7	15.7	14.0	12.5	11.1	9.9	8.8	7.9
WAS	<i>MPU Physical Gate Length (GLph) (nm)</i>	14.0	12.8	11.7	10.7	9.7	8.9	8.1	7.4	6.8
IS		15.3	14.0	12.8	11.7	10.7	9.7	8.9	8.1	7.4
WAS	<i>ASIC/Low Operating Power Printed Gate Length (nm) ††</i>	17.7	15.7	14.0	12.5	11.1	9.9	8.8	7.9	7.0
IS		19.8	17.7	15.7	14.0	12.5	11.1	9.9	8.8	7.9
WAS	<i>ASIC/Low Operating Power Physical Gate Length (nm)</i>	14.0	12.8	11.7	10.7	9.7	8.9	8.1	7.4	6.8
IS		15.3	14.0	12.8	11.7	10.7	9.7	8.9	8.1	7.4
WAS	<i>ASIC/Low Standby Power Physical Gate Length (nm)</i>	14.0	12.8	11.7	10.7	9.7	8.9	8.1	7.4	6.8
IS		15.3	14.0	12.8	11.7	10.7	9.7	8.9	8.1	7.4
WAS	<i>MPU Etch Ratio GLpr/GLph (nm)</i>	1.2607	1.2304	1.2008	1.1720	1.1438	1.1163	1.0895	1.0609	1.0329
IS		1.2917	1.2607	1.2304	1.2008	1.1720	1.1438	1.1163	1.0895	1.0633



Performance and Power Management Enabled by "Equivalent Scaling"

Design Max On-Chip Clock Frequency

Including 2005 ITRS and Final (Aug'07) 2007 ITRS

