


# **Assembly and Packaging**

**July 18, 2007**




# Moore's Law Scaling can not maintain the Pace of Progress



# Packaging is now a limiting factor but it is enabling for More than Moore

- Packaging has become the limiting element in system cost and performance
- The Assembly and packaging role is expanding to include system level integration functions.
- As traditional Moore's law scaling become more difficult innovation in assembly and packaging can take up the slack.

# System Level Integration



# The Pace of Change in Packaging is Accelerating

- As traditional CMOS scaling nears its natural limits other technologies are needed to continue progress
- This has resulted in an increase in the pace of innovation.
- Many areas have outpaced ITRS Roadmap forecasts. Among these are:
  - Wafer thinning
  - Wafer level packaging
  - Incorporation of new materials
  - 3D integration

**The consumerization of electronics is the primary driving force.**

# Wafer Thinning

It was easier than we thought.

*Table 102a&b Thinned Silicon Wafer Thickness 200 mm/300 mm*

<i>Year of Production</i>	<i>2007</i>	<i>2008</i>	<i>2009</i>	<i>2010</i>	<i>2011</i>	<i>2012</i>	<i>2013</i>	<i>2014</i>	<i>2015</i>
Min. thickness of thinned wafer (microns) (general product)	50	50	50	50	45	40	40	40	40
Min. thickness of thinned wafer (microns) (For extreme thin package ex. Smart card)*	20	20	15	15	10	10	10	10	8

# New Materials

- In this decade most if not all packaging materials will change due to changing functional and regulatory requirements
  - Bonding wire
  - Molding compounds
  - Underfill
  - Thermal interface materials
  - Die attach materials
  - Substrates
  - Solder

# 3D Integration

**Table 101 System-in-a-Package Requirements**

<i>Year of Production</i>	2007	2008	2009	2010	2011	2012	2013	2014	2015
Number of terminals—low cost handheld	700	800	800	800	800	800	800	800	800
Number of terminals—high performance (digital)	3050	3190	3350	3509	3684	3860	4053	4246	4458
Number of terminals—maximum RF	200	200	200	200	200	200	200	200	200
Low cost handheld / #die / stack*	7	8	9	10	11	12	13	14	14
high performance / die / stack	3	3	3	4	4	4	5	5	5
Low cost handheld / #die / SiP	8	8	9	11	12	13	14	14	14
high performance / #die / SiP	6	6	6	7	7	7	8	8	8
Minimum TSV pitch	10.0	8.0	6.0	5.0	4.0	3.8	3.6	3.4	3.3
TSV maximum aspect ratio**	10.0	10.0	10.0	10.0	10.0	10.0	10.0	10.0	10.0
TSV exit diameter(um)	4.0	4.0	3.0	2.5	2.0	1.9	1.8	1.7	1.6
TSV layer thickness for minimum pitch	50	20	15	15	10	10	10	10	8
Minimum component size (micron)	1005	600x300	600x300	400x200	400x200	400x200	200x100	200x100	200x100



# The Pace of Change is Accelerating and introducing new challenges

- New failure mechanisms
- Slow rate of innovation in low cost, high density package substrates
- Limited tool availability for Co-design and modeling 3D electronic structures

# Assembly and Packaging Technical working Group 2007 Focus

We are giving special focus to preparation of a white paper titled:

**“The next step in Assembly and Packaging:  
Systems Level Integration”**

## **Objectives of this white paper**

- Catalyze a new SiP chapter ITRS
- Identify needs and gaps
- Identify new technology trends for future SiP










# **System-in Package definition**

**System in Package (SiP) is a combination of multiple active electronic components of different functionality, assembled in a single unit, that provides multiple functions associated with a system or sub-system. An SiP may optionally contain passives, MEMS, optical components and other packages and devices.**




# SiP - Situation Analysis

- **Market:** In 2004, 1.89 Billion SiPs were assembled. By 2008, this number is expected to reach 3.25 Billion, growing at an average rate of about 12% per year.
- **Technology:** SiP applications have become the technology driver for small components, packaging, assembly processes and for high density substrates.
- **Growth:** System in Package (SiP) has emerged as the fastest growing packaging technology segment although still representing a relatively small percentage of the unit volume.





# Categories of SiP

<p><b>Horizontal Placement</b></p>		 <p><b>Wire Bonding Type</b></p>	 <p><b>Flip Chip Type</b></p>	
<p><b>Stacked Structure</b></p>	<p><b>Interposer Type</b></p>	 <p><b>Wire Bonding Type</b></p>	 <p><b>Wire Bonding + Flip Chip Type</b></p>	 <p><b>Flip Chip Type</b></p>
	<p><b>Interposer-less Type</b></p>	 <p><b>Terminal Through Via Type</b></p>		
<p><b>Embedded Structure</b></p>		 <p><b>Chip(WLP) Embedded + Chip on Surface Type</b></p>	 <p><b>3D Chip Embedded Type</b></p>	
		 <p><b>WLP Embedded + Chip on Surface Type</b></p>		

# 3D Stacked Die Package



TSV of Tezzaron




TSV of Ziptronix




Samsung TSV  
Laser drill, plating,  
50 micron thick

# Typical SiP in 2010



# Wafer Level SiP - Vision



# ITRS projection for stacked die SiP packages

2014 through 2020

**Table 101 System-in-a-Package Requirements**

<i>Year of Production</i>	2015	2016	2017	2018	2019	2020	2021	2022
<b>Low cost handheld / #die / stack*</b>	<b>14</b>	<b>15</b>	<b>15</b>	<b>16</b>	<b>16</b>	<b>17</b>	<b>17</b>	<b>18</b>
<b>high performance / #die / stack</b>	<b>5</b>	<b>6</b>	<b>6</b>	<b>6</b>	<b>7</b>	<b>7</b>	<b>7</b>	<b>8</b>
<b>Low cost handheld / #die / SiP</b>	<b>14</b>	<b>15</b>	<b>15</b>	<b>16</b>	<b>16</b>	<b>17</b>	<b>17</b>	<b>18</b>
<b>high performance / #die / SiP</b>	<b>8</b>	<b>9</b>	<b>9</b>	<b>9</b>	<b>10</b>	<b>10</b>	<b>10</b>	<b>11</b>


Limited by thermal density



# SiP presents new Design Challenges for signal integrity, power integrity and shielding


- Signal integrity for high density interconnect
  - Cross talk
  - Impedance discontinuities (reflections)
  - Timing skew
  - Parasitic capacitance, resistance and inductance in long traces (inductance change for each layer for wire bonded stacked die)
- Power integrity
  - Voltage drop for high speed signals (lead and trace inductance limits power delivery)
  - Ground noise due to high frequency current variations
- Shielding
  - Radiated noise within the package at high frequency
  - External electromagnetic noise sources

# Interconnect Challenges for Complex SiPs



New circuit elements and components place expanded demands on the environment provided by the package


Evolutionary and revolutionary interconnect technologies are needed to enable the migration of microsystems from conventional state-of-art to 3D SiP.




# Potential Solutions for Interconnect Challenges




# Interconnect Requirements may be satisfied by Wave Guide Optical Solutions




Quasi free-space optical I/O




Lens assisted quasi free-space optical I/O



Surface-normal optical waveguide I/O




Board-level integrated optical devices



Fiber-to-the-chip

Examples of guided wave optical interconnects for chip-to-chip interconnection.

# Low k ILD may Require Improved Underfill or Compliant I/O connections




The use of compliant electrical I/O can potentially eliminate the need for underfill reducing cost and processing complexity as I/O density rises.

# SiP presents new challenges for Thermal management

- High performance generates high thermal density
- Heat removal requires much greater volume than the semiconductor
  - Increased volume means increased wiring length causing higher interconnect latency, higher power dissipation, lower bandwidth, and higher interconnect losses
  - These consequences of increased volume generates more heat to restore the same performance
- ITRS projection for 14nm node
  - Power density  $>100\text{W}/\text{cm}^2$
  - Junction to ambient thermal resistance  $<0.2\text{degrees C}/\text{W}$

# Thermofluidic Heat Sinks may be the Solution




Examples of thermofluidic heat-sink integration with CMOS technology.

# Test Challenges of SiP

- Test cost
- BIST and other Embedded test approaches
- Thermal management
- Test access
- Contactor/ Connection issues
- Single chip testing in SiP configurations
- Time to market

# Environmental Issues



**There are several regulatory activities resulting from environmental considerations that will impact the future SiP technology as well as all other parts of the electronics industry.**

**These include:**

- ELV:** Directive on end-of life vehicles
- RoHS:** Directive on the restriction of the use of certain hazardous substances in electrical and electric equipment
- WEEE:** Directive on waste electrical and electronic equipment
- EuP:** Directive on the eco-design of Energy-using Products
- REACH:** Registration, Evaluation and Authorization of Chemicals

# Major Challenges

- Handling for ultrathin die
- Cost targets for new package types
- Co-Design tools for SiP, 3D packaging, TSV, etc.
- Handling increasing thermal density (particularly for 3D packaging)
- Incorporation of new materials
- Signal integrity for complex SiP

# Cross TWG

## “More than Moore” Cooperation

Product Optimization methodology

**This is a long term project which is in its early definition phase. The current objective is to have a joint vision for this project in the 2009 Roadmap.**

A number of the issues addressed in the SiP White Paper and the Design Chapter of the ITRS Roadmap provide a foundation for this project.

# Thank You

