

# Metrology Roadmap

Alain Diebold



# Metrology Roadmap 12-06

**Europe**

**Japan**

**Masahiko Ikeno (Hitachi High-Technologies)**

**Korea**

**Soobok Chin (Samsung)**

**Taiwan**

**Jack Chung (Macronix)  
J.H. Sheih (TSMC)**

**North America**

**Steve Knight (NIST)  
Alain Diebold (SEMATECH)**



# Metrology Roadmap 7-06

## Europe

**Bart Rijpers (ASML)**  
**Marco van der Haar (Panalytical)**  
**Thomas Hingst (Infineon)**  
**Dick Verkleij (FEI- Philips)**  
**Mauro Vasconi (ST)**

## Japan

**Eiichi Kawamura (Fujitsu)**  
**Yuichiro Yamazaki (Toshiba)**  
**Masahiko Ikeno (Hitachi High-Technologies)**

## Korea

**Soobok Chin (Samsung)**  
**Hyun Mo Cho (KRISS)**  
**Chul Hong Kim (Hynix)**  
**Jae Sam Kim (Nanometrics)**

## Taiwan

**Jia-Rui Hu (ProMOS)**  
**J.H. Sheih (TSMC)**

## US

**Steve Knight (NIST)**  
**Alain Diebold (SEMATECH)**  
**Ingrid Peterson (Applied Materials)**  
**Susie Wang (Applied Materials)**  
**Andy Hegedus (Exponent)**  
**Dick Hockett (Evans Analytical Group)**

**Andras Vladar (NIST)**  
**John Allgair (ISMI)**  
**George Orji (NIST)**  
**Ben Bunday (ISMI)**  
**Meredith Beebe (Technos)**



# 2006 ITRS Changes ?

	2005	2007	2010	2013	2016	2018	2020	
<b>Technology Node</b>	<b>80 nm</b>	<b>65 nm</b>	<b>45 nm</b>	<b>32 nm</b>	<b>22 nm</b>	<b>18nm</b>	<b>14 nm</b>	<b>Driver</b>
MPU ½ Pitch (nm)	85	67	48	34	24	19	15	
MPU Printed Gate Length (nm)	54	42	30	21	15	12	9	
MPU Physical Gate Length (nm)	32	25	18	13	9	7	6	
<b>Lithography Metrology</b>								
Printed Gate CD Control (nm)								
Allowed Litho Variance = 3/4 Total Variance of physical gate length	3.3	2.6	1.9	1.4	0.9	0.7	0.6	MPU
Wafer CD Tool 3 Precision P/T=0.2 for Printed and Physical Isolated Lines	0.67	0.52	0.37	0.27	0.19	0.15	0.12	MPU
Wafer CD metrology tool precision (nm) * ( P/T=.2 for dense lines )	2.0	1.6	1.1	0.78	0.54	0.44	0.34	MPU
Line Width Roughness (nm) <8% of CD	2.6	2.0	1.4	1.0	0.7	0.6	0.5	MPU
Precision for LWR	0.5	0.4	0.3	0.2	0.1	0.1	0.1	c
Overlay Control (nm) (mean +3σ)	16.0	13.0	9.0	6.0	4.4	3.6	2.8	
Overlay Metrology Precision (nm) P/T=0.1	1.6	1.3	0.9	0.6	0.4	0.4	0.3	
<b>Front End Processes Metrology</b>								
High Performance Logic EOT equivalent oxide thickness (EOT) nm	1.2	1.1	0.65	0.5	0.5	0.5	0.5	MPU
Logic Dielectric EOT Precision 3σ (nm)	0.0048	0.0044	0.0026	0.002	0.002	0.002	0.002	MPU
<b>Interconnect Metrology</b>								
Barrier layer thick (nm)	7.3	5.2	3.3	2.4	1.7	1.3	1.1	MPU
Void Size for 1% Voiding in Cu Lines	8.5	6.7	4.8	3.4	2.4	1.9		MPU
Detection of Killer Pores at (nm) size	8.5	6.7	4.8	3.4	2.4	1.9		MPU



## 2006 New Areas

- **As Clean Rooms move to FOUPs and relax particle class do we need to spec humidity and temperature control ranges across fab?? Can we develop a correction algorithm instead?**
- **Will a new method be needed for CD beyond the 32 nm Generation?**
- **Can CD-SEM meet 32 nm dense line with matching**
- **In-line TEM Sampling and cross-sectional metrology by Dual column FIB**
- **Total Measurement Uncertainty vs Total Measurement Reproducibility**
- **Calibration of ellipsometers and reflectometers at 193 nm**



## 2006 New Areas

- **Local strain measurement in the channel**
- **3D Dopant Profiling for USJ: New requirements such as new structures (MUGFETs) and new processes (dopant anneals)**
- **High aspect ratio measurements for Memory chips**
- **3D structure measurements (profile, roughness)**
- **Total Measurement Uncertainty vs Total Measurement Reproducibility**
- **Calibration of ellipsometers and reflectometers at 193 nm**
- **Metrology for SiGe, Ge, and III-V Channels for transistors – epi layer quality**
- **TEM and HR-XRD – more automated and TEM Tomography**



## 2006 Activities

- **Dick Verkleij – add dual column FIB to Materials & Cont. Char section**
- **Bart Rijpers – work on Litho Metrology section for TMU vs TTR & check CD precision coloring for tool matching**
- **Thomas Hingst – draft standard terms for In-Line/Off-Line/In-Situ**
- **STRJ-WG11 to send New Requirements lines for Stress/Dopant Profile**
- **Everyone to obtain access to the ITRS Web site**
- **Steve Knight & Thomas Hingst – define standard for references for n an k calibrations at 193 nm for lithography modeling**
- **Ikeno-san - report in LER/LWR measurement definition from SEMI Micropatterning Committee Task Force**



# 2006/2007 Changes to Litho Metrology

- CD capability for single tool met(?) by single tool to 32 nm for Dense lines
- **Overlay P/T moves to 20% in 2007**
- **Double Patterning & Double Exposure drive tighter mask Metrology – update in 2007 Metrology Roadmap**
- **Box in Box Overlay structures too large and will be design ruled out soon – Litho asks if overlay metrology will meet requirements associated with smaller targets?**
- **EUV Reticle flatness at 32 nm  $\frac{1}{2}$  pitch needs to be measured on electrostatic chuck. Mask must be flat to within 32nm peak to valley**




# Dual patterning (two exposures with etch steps) overlay control

Exposure 1  
Etch1


Exposure 2

Etch 2

Etch 2





Litho 2 = Litho1  
■ Equal lines



Litho 2 > Litho1

- Thinner lines
- Pairs of lines (AB:AB)
- Across area CD's identical



Overlay error


- Different line width alternating



# Overlay Requirements As a function of Technology Node

Resolution = DRAM 1/2 pitch node

**Double  
Patterning**



# LER/LWR Activities

- **Standard for LER and LWR will be Published in March 2007 by SEMI.**
- **Defines measurement sampling length of 2 microns and sampling frequency of 10 nm or less.**
- **Litho TWG and Metrology TWG need to now use new definition in requirements table in 2007!!**




# FEP Metrology:

## Expanded Emphasis on Areas beyond High k


- Increase in Mobility by using local stressing of transistors –  
**FEP Call for local stress metrology in the channel**
- Metal Gates increasingly important – routine Work Function measurement is a new requirement.
- New transistor designs are advancing rapidly.  
**Example: FIN-FETs require 3D metrology**
- **Rapid annealing at 45/32 nm Generation will drive new dopant metrology needs & characterization of active carriers in transistors.**
- Thickness and other metrology for PD and FD-SOI, & sSOI, & GeOI
- 3D Crystal Defect mapping including mapping of patterned wafers with enhanced mobility layers or for substrates.




# Wrap Around Gate Metrology



FINFET




Side Wall and Top Dielectric Thickness and Composition



# Stress Measurement from transistor to wafer

## Nano-Raman and CBED



Transistor  
Level Stress

Micro-Raman, XRD,  
Photoreflectance Spectroscopy

  
Micro-Area  
Level Stress



Die Level  
Stress

Die level flatness  
Laser Interferometry  
Coherent Gradient Sensing

  
Wafer Bow

Laser Interferometry,  
Coherent Gradient Sensing



# Correlation to Test Structures will not be easy


Differences in PMOS and NMOS mobility: iso vs Dense

pMOS difference 14%

nMOS difference 8%

nMOS to pMOS difference ratio 22%

Much more complicated for real design




Fichtner –at 2005 Nano Transistor Conference



# Trend : Use Modeling to connect what you can measure with what you need to know

Example: Metrology of Strained Channel Devices

## Short Channel NMOS Gain




MD Giles, et. al., VLSI Symposium

21




2004

# Future Interconnect (ITRS 2006)




• 3D Interconnect ?

• Carbon Nanotubes ?




Kreupl, Infineon



MARCO Center

• Optical Interconnect ?



## 2006/2007 Interconnect Activities

- **Metrology is needed for 3D Integration**
  - Alignment of chips for stacking – wafer level integration
  - Defects in bonding
  - Damage to metal layers
  - Defects in vias between wafers
- **Measurements of Sidewall barrier thickness and sidewall damage (compositional changes in low k) after etch remains a Major Gap - It will soon also be a Gap for FEP Metrology**
- **New - Porous low k is projected for 45 nm  $\frac{1}{2}$  Pitch.**
- **Long term solution for interconnect is ambiguous. Optical interconnect needs TBD**
- **Determine Metrology needs for Carbon Nanotubes in 2007**




# **Emerging Research Devices and Materials**

## **Aberration corrected TEM/STEM needed for nano-electronics**

- **Latest TEM and STEM results show improved imaging for sub 0.1 nm beams.**
- **Simulation of measurement tool is necessary for image interpretation.**
- **We have not reached the limit where improving beam diameter does not improve imaging**
- **Nanowires and nanotubes serve as ideal systems to test theoretical and experimental understanding of beam propagation and image formation**



# SE results for UTB-SOI films:



• Clearly, quantum confinement effects are observed with decreasing thickness of the silicon layer.

• Provided the thickness values are fixed by independent means (eg. TEM), data inversion method is able to extract optical constants for quantum confined silicon.

# Conclusions

- **CD Measurement improvements show a path to the 32 nm Node**
- **Propose definition for LWR and including LER**
- **Transistor channel engineering requires Stress and Mobility Measurement**
- **Interconnect requires Sidewall Measurements for barrier/seed and low  $\kappa$  trench**
- **ERM and ERD require both improved imaging (such as aberration corrected TEM) and image simulation**



## Dielectric Function of nanowires

Zhao, et al,  
PRL 92, 2004,  
pp 236805




FIG. 4 (color online). Imaginary dielectric functions  $\epsilon_2(\omega)$  polarized along the  $z$  direction [ $\epsilon_2^{\parallel}(\omega)$ , solid lines] and in the  $xy$  plane [ $\epsilon_2^{\perp}(\omega)$ , dotted lines], for silicon [110] wires with  $d = 1.2, 1.6,$  and  $2.2$  nm, respectively. Shown in the bottom panel is  $\epsilon_2(\omega)$  for bulk  $c$ -Si. The dielectric functions are calculated with the scissor operator to fix the band gap at the  $GW$  values ( $E_g^{GW}$ ) and the energy zero is set at the top of the valence band. The arrows and vertical dashed lines mark  $E_g^{GW}$  and the optical absorption edges, respectively. The black dots indicate the original absorption peak in bulk Si, and the inverted triangles show the new peaks developed in nanowires.

## Dec. 2006 ITRS Meeting

- Litho Metrology Highlights
  - P/T for Overlay moved to 20%
  - SEMI Standard for LER/LWR will be reported 3/07
  - LER/LWR 8% of CD discussion
  - Dual Patterning and Double Exposure Metrology Requirements discussion continues in 2007
- FEP Metrology
  - Will add in-line stress metrology (not destructive) requirements in 07

