

PIDS Key Results and Issues

**Peter M. Zeitzoff for PIDS Technology
Working Group**

**ITRS Public Meeting
San Francisco, CA
July 12, 2006**



PIDS Roster

Japan

- J. Ida (Chair)
- T. Sugii
- S. Sawada
- S. Oda
- T. Hiramoto
- S. Takagi
- K. Shibahara
- A. Hori
- D. Hisamoto
- T. Nakamura
- Y. Tadaki
- Y. Tagawa
- Y. Takeda
- Kasai
- K. Imai
- Y. Akasaka
- Y. Inoue
- M. Yoshimi

Taiwan

- R. Liu (Chair)
- Y. J. Mii
- C. Diaz
- W. T. Shiau
- M. J. Tsai
- E. Po

Korea

- I. S. Yeo
- K. H. Lee

Europe

- T. Skotnicki (Chair)
- K. Schroefer
- S DeLeonibus
- K. De Meyer
- R. Lander
- M. Jurczak

US

- P. Zeitzoff (Chair)
- J. Chung
- J. Brewer
- A. Lochtefeld
- M. Rodder
- W. Maszara
- B-Y. Nguyen
- T. Ning
- G. Yeap
- M. Duane
- T. Dellin
- W. Tsai
- J. Hutchby



Outline

- *Scope and Subcategories*
- **Non-Volatile Memory**
- **DRAM**
- **Logic**
- **Reliability**



PIDS Scope

- **PIDS = Process Integration, Developments, and Structures**
- **Main concerns**
 - **MOSFET, memory, and passive devices and structures**
 - **Device physical and electrical characteristics and requirements**
 - **Broad issues of device and circuit performance, density, and power dissipation, particularly as they drive overall technology requirements**
 - **Reliability**



PIDS Subcategories

- **Logic**
 - High-performance
 - Low-power (mobile applications)
- **Memory**
 - DRAM
 - Non-volatile memory (NVM)
- **Reliability**



Outline

- **Scope and Subcategories**
- **Non-Volatile Memory**
- **DRAM**
- **Logic**
- **Reliability**



NAND Flash Roadmap: F

- F = half-pitch

- DRAM: Metal 1

- Flash: Poly

- Flash memory scaling has pulled ahead of DRAM scaling

	2005	2006	2007	2008	2009	2010
<i>05 NAND Flash</i>	76	64	57	51	45	40
<i>03 Flash Roadmap</i>	80	70	65	55	50	50
<i>05 DRAM 1/2pitch</i>	80	70	65	57	50	45

	2011	2012	2013	2014	2015	2016
<i>05 NAND/AND Flash</i>	36	32	28	25	23	20
<i>03Flash Roadmap</i>		39	35		28	
<i>03DRAM1/2pitch</i>		36	32		25	



Non-Flash Memory (con't.)

- **PCRAM**
 - New in 2005 PIDS
 - For near term years, technology node similar to DRAM
 - Product introduction is uncertain
- **2007: Will be evaluating transfer of devices from ERD chapter into PIDS**
 - Probable route: to potential solutions first
 - Examples: nanocrystals, nitride trapping devices, etc.



Outline


- **Scope and Subcategories**
- **Non-Volatile Memory**
- **DRAM**
- **Logic**
- **Reliability**



- **Scaling unchanged from 2003**
 - **DRAM half-pitch (F) : 3 year cycle**
 - 65nm in 2007, 45 nm in 2010
- **Other results**
 - **$a=(\text{cell area})/F^2$: a=8 through 2007, a=6 thereafter**
 - **Array Area efficiency (% of chip area taken up by storage cells): 63% through 2007, 56% thereafter**
 - **STC storage node dielectric: the same as 2003 ITRS**



Scaling of DRAM Storage Dielectric




- ◆ DRAM storage node cell dielectric: equivalent physical thickness, EOT nm
- DRAM storage node capacitor voltage, V

Preliminary Results



Potential Solutions: DRAM



Capacitorless Floating Body Cell DRAM Proposal for 2007 ITRS Consideration

- **This is a one-transistor (1T) SOI NMOSFET: in contrast to standard approach with one capacitor and one transistor (1T1C)**
 - **Signal charge is holes injected into floating body of MOSFET, rather than charge on storage capacitance**
 - **Advantages**
 - **Potential for reduced cell area (no storage capacitor needed)**
 - **Potentially scalable like a transistor**
 - **Fabrication is very consistent with SOI Logic processing technology: advantageous for embedded memory**
 - **Will be considered for inclusion in 2007 PIDS DRAM**



Outline

- **Scope and Subcategories**
- **Non-Volatile Memory**
- **DRAM**
- **Logic**
- **Reliability**




Logic: Scaling Approach and Categories

- MASTAR (detailed analytic device model from STM and corporate partners) was used
 - MASTAR has been extensively verified against literature and other data
 - Initial choice of scaled MOSFET parameters is made
 - Using MASTAR, MOSFET parameters are iteratively varied to meet ITRS targets → examine tradeoffs
- Types of Logic
 - High Performance (HP) (e.g., MPU): target is historical 17%/year transistor performance increase
 - Low Power (for mobile applications): target is specific, low level of leakage current
 - Low Standby Power (LSTP): very low leakage; for lower performance, consumer applications (e.g., cellphone)
 - Low Operating Power (LOP): low dynamic power, rel. high performance (e.g., notebook computer)



The “CMOS Change Crunch” Multiple, Big Technology Innovations Over Next 5 Years

First Year of “Volume Production”




Driver: (HP) = High Performance Applications (LP) = Low Power Applications




Low Power & High Performance (HP): Impact of High-k & Metal Gate Deployment Delay

Intrinsic Transistor Delay,
 $\tau = CV/I$
 (lower delay = higher speed)




Leakage Current



Multiple Parallel Paths for High-Performance Logic in ITRS

Year in Production		2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020
Physical Lgate (High Performance)	nm	32	28	25	22	20	18	16	14	13	11	10	9	8	7	6	5



Multiple parallel paths reflects most likely scenario:

- Some companies will extend planar bulk CMOS as long as possible
- Others will switch to FDSOI and/or multiple gate earlier
 - Initial deployment of FDSOI is delayed in 2006 ITRS
- Ultimate MOSFET is multiple gate
- Similar multiple paths for low-power logic



Outline

- **Scope and Subcategories**
- **Non-Volatile Memory**
- **DRAM**
- **Logic**
- **Reliability**



Reliability: Top 5 Near-Term Challenges

- **High-k Gate Dielectrics**
 - Dielectric breakdown; Transistor instability
- **Metal Gate**
 - Ion drift, V_{TH} stability, oxidation; thermal-mechanical
- **Cu/ Low k**
 - Electromigration and voiding; stability of interfaces; TDDDB
 - Impact of porous, weaker, less thermally conductive dielectrics
- **Packaging**
 - Solder bumps; fracture; EM in packaging; CTE mismatch
- **Design & Test for Reliability**
 - Reliability simulation; Reliability screens



Reliability: Key Issues

- **Reliability risk is growing**
 - **New materials (e.g., high k/metal gate; low k) and new devices (e.g., FDSOI) and new packaging**
 - **Introduce new and/or modified failure mechanisms**
 - **Mechanisms need to be identified, modeled and controlled**
 - **Have less-than-historic time and resources to ensure reliability**
 - **Difficult tradeoffs may require reduced reliability margins**
 - **Need new Design for Reliability tools and reliability screens**
- ***Need to sustain current high reliability levels in spite of unprecedented changes***



Summary


- **Memory**
 - **DRAM: Rapid scaling continuing**
 - **Numerous different types of NVM, with unique attributes and scaling scenarios**
- **Logic**
 - **Numerous and rapid technology innovations required**
 - **2006 ITRS: delayed projected deployment of high-k and metal gate and FDSOI by 2 years, until 2010**
 - **Impacts transistor performance, leakage, and short channel effects**
- **Reliability**
 - **Ensuring reliability for numerous and rapid technological innovations is a critical challenge**
 - **Nevertheless, need to sustain current high reliability levels**



BACK UP



EOT and Gate Leakage Current Density (J_g) Scaling with High-k and Metal Gate Deployment Delay



- 2005 ITRS projection: high-k and metal gate available by 2008
- Proposal for 2006 ITRS, delay projected availability of high-k and metal gate until 2010



Flash Memory

- **NOR Flash**

- Technology node (F = minimum poly half pitch) remains unchanged from 2003 ITRS
- Interpoly EOT scaling in both near term and long term sped up by deployment of high-k
- In general, advances here result from good engineering, not fundamental breakthroughs

- **NAND Flash**

- F moves past DRAM in both near term and long term
- Cell size area factor, $a = \text{cell size}/F^2$ remains the same (but F moves with node)



Non-Flash Memory

- **FeRAM**

- Technology node (F) still lags substantially behind DRAM/NAND Flash
- Ferroelectric capacitor area scaling slows down – 3D is major challenge
- Main applications smart cards and RFID

- **SONOS/NROM**

- 2-bits/cell due to localized charge storage
- Scalability expected similar to floating gate device
- No floating gate coupling issues

- **MRAM**

- Both switching field and switching energy are aggressively scaled after 2008. Much of this acceleration is labeled “red” indicating breakthroughs are needed for MRAM to stay competitive.



Parallel Paths for LSTP in 2005 ITRS

Year in Production	Units	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2017	2018	2019	2020
Technology Generation				Istp65			Istp45			Istp32			Istp22				Istp16	
# of years since 2005		0	1	2	3	4	5	6	7	8	9	10	11	12	12	13	14	15
Physical Lgate (Low-Standby-Power) (Bulk & DG)	nm	65	53	45	37	32	28	25	22	20	18	16	14	13	13	12	11	10
Physical Lgate (Low-Standby-Power) (FD)	nm								22	20	18	17	16	15	15	14	13	12

[FDSOI = Fully Depleted, Ultra-thin Body SOI]


[MG = Multiple Gate (e.g., FinFET)]

• Approach

- Extend planar bulk as long as possible
- Implement FDSOI and MG in parallel
- Slowed Lg scaling for FDSOI in latter years



Parallel Paths for LOP in 2005 ITRS



[FDSOI = Fully Depleted, Ultra-thin Body SOI]

[MG = Multiple Gate (e.g., FinFET)]

• Approach

- Extend planar bulk as long as possible
- Implement FDSOI and MG in parallel
- FDSOI ends in 2016

Preliminary Results



International Technology Roadmap for Semiconductors

DRAFT – Work In Progress – NOT FOR PUBLICATION 12 July 2006