

**ITRS 2002 Update Conference**

**December 4, 2002**

**Tokyo, JAPAN**

# *Front End Processes*

## **International TWG Members:**

**B. Vollmer (Infineon)      C. Dachs (Phillips)      M. Alessandri (STMicro)**

**S. Kawamura (AIST)      M. Niwa (Matsushita)**

**H. K. Kang (Samsung)      J. W. Park (Hynix)**

**H. H. Tsai (Winbond)      D. Hung (Winbond)**

**W. Class (Axcelis Tech.)      M. Jackson (Int'l SEMATECH)**



**International Technology Roadmap for Semiconductors**

*4 December 2002, ITRS 2002 Update Conference - Tokyo*

# ***STRJ FEP TWG Members***

**Leader:** M. Kubota (Sony)

**Sub leaders:** M. Niwa (Matsushita)

Y. Toyoshima / I. Mizushima (Toshiba)

**Members:** S. Kawamura (AIST)  
Labs)

T. Nakanishi (Fujitsu)

H. Miyatake / N. Fujiwara (Mitsubishi)

S. Ikeda (Trecenti)

Y. Takeda (Sanyo)

H. Uchida (Oki)

H. Kitajima (Selete)

T. Kitano (NEC)

M. Mifuji (Rohm)

T. Ohgata (Hitachi-Hitec)

S. Nakashima (Hitachi-Kokusai)



**International Technology Roadmap for Semiconductors**

*4 December 2002, ITRS 2002 Update Conference - Tokyo*

# ***FEP Technology Working Groups***

- **Starting Materials**
- **Surface Preparation**
- **Thermal Films**
- **Doping**
- **Critical Dimension Etch**
- **Memory**
  - DRAM Stack Capacitor**
  - DRAM Trench Capacitor**
  - Flash Memory**
  - FeRAM**



**International Technology Roadmap for Semiconductors**


*4 December 2002, ITRS 2002 Update Conference - Tokyo*

# Starting Materials

## 2002 Updates

- Minor text corrections
- Update Cell Keys for supplier capability and metrology readiness

### Cell Key Example: Site Flatness (2004, 90nm node)



Technology **requirements value**  
& supplier **manufacturing capability**

White: Solutions Exist

Yellow: Solutions are known

Red: Solutions are NOT known

**Criticality** of requirement to IC wafer user

White: Maintenance

Yellow: Improvement necessary

Red: "Showstopper"

**Metrology readiness** capability

White: Metrology Exist

Yellow: Improvement necessary

Red: "Showstopper"



International Technology Roadmap for Semiconductors

4 December 2002, ITRS 2002 Update Conference - Tokyo

# *Starting Materials*

## *Proposed 2003 Projects*

- **Next Generation Starting Materials beyond 300mm**
  - 450mm wafer size?
  - Cost-effective wafer manufacturing
  - Alternate *Si on X* substrate materials?
- **Update SOI requirements**
- **Update Starting Substrate Defect Densities**  
to reflect updated DRAM and MPU active areas.
- **Sub TWG(new) will address strained-Si:Ge**
  - SOI-like structures appear to be preferred for enhanced device performance.



# Surface Preparation

## 2002 Updates

### 1 Particles → Minor corrections due to calculation errors

<b>Was</b>	Particles (#/wafer)	63	94	60	83	48	66	39	D ½
<b>Is</b>	Particles (#/wafer)	62	92	59	83	48	66	39	D ½

### 2 Residual interfacial Oxygen → Partially oxidized surfaces should be avoided


<b>Was</b>	Residual interfacial oxygen ( O at/cm <sup>2</sup> )	<1E14	<1E14	<1E14	<1E14	<1E14	<1E14	<1E14	D ½, M
<b>Is</b>	Residual interfacial oxygen ( O at/cm <sup>2</sup> )	<1E14	<1E13	<1E13	<1E13	<1E13	<1E13	<1E13	D ½, M



# Surface Preparation

## 2003 Projects

### Review drivers for critical metals



### BEOL surface preparation models and requirements:

- 1 Low-k damage
- 2 CD and profile shifts
- 3 Copper contamination
- 4 Copper removal from via bottom

### Backside particle model and requirements



International Technology Roadmap for Semiconductors

4 December 2002, ITRS 2002 Update Conference - Tokyo


# Thin Film Technology Requirements

*L<sub>g</sub> is slowed by one year for LSTP !*

		01	02	03	04	05	06	07	10	13	16
MPU/ ASIC	L <sub>g</sub>	65	53	45	37	32	28	25	18	13	9
	EOT	1.3-1.6	1.2-1.5	1.1-1.4	0.9-1.4	0.8-1.3	0.7-1.2	0.6-1.1	0.5-0.8	0.4-0.6	0.4-0.5
	I <sub>g</sub> (nA/um)	10	30	70	100	300	700	1000	3000	7000	10000
LOP	L <sub>g</sub>	90	75	65	53	45	37	32	22	16	11
	EOT	2.0-2.4	1.8-2.2	1.6-2.0	1.4-1.8	1.2-1.6	1.1-1.5	1.0-1.4	0.8-1.2	0.7-1.1	0.6-1.0
	I <sub>g</sub> (nA/um)	0.1	0.1	0.1	0.3	0.3	0.3	0.7	1	3	10
LSTP	L <sub>g</sub>	100	90	75	65	53	45	37	28	20	16
	EOT	2.4-2.8	2.2-2.6	2.0-2.4	1.8-2.2	1.6-2.0	1.4-1.8	1.2-1.6	0.9-1.3	0.8-1.2	0.7-1.1
	I <sub>g</sub> (pA/um)	1	1	1	1	1	1	1	3	7	10



# Drastic Reduction of gate dielectric EOT



International Technology Roadmap for Semiconductors

4 December 2002, ITRS 2002 Update Conference - Tokyo

# ***2003 Thermal Films Projects***

- **Update gate leakage models and requirements forecasts together with PIDS TWG**
- **Update gate dielectric potential solutions to reflect current understanding**



**International Technology Roadmap for Semiconductors**

*4 December 2002, ITRS 2002 Update Conference - Tokyo*

# Doping - 2002 Updates

- Correction of out-year polysilicon doping errors

**Table 51b Thermal & Thin Film, Doping and Etching Technology Requirements—Long-term**

Year of Production		2010	2013	2016	Driver
<b>Was</b>	Active poly doping for 25% depletion allowance ( $\text{cm}^{-3}$ ) [S]	1.80E+20	2.50E+20	2.99E+20	MPU/ASIC
<b>Is</b>	Active poly doping for 25% depletion allowance ( $\text{cm}^{-3}$ ) [S]	2.50E+20	2.99E+20	3.74E+20	MPU/ASIC

- Add- Drain extension sheet resistance requirements for N-channel MOSFET (only p-MOSFET was shown in 2001)

Year of Production		2001	2002	2003	2004	2005	2006	2007	Driver
<b>Add</b>	<u>Maximum drain extension sheet resistance (NMOS) (<math>\Omega/\text{sq}</math>) [H]</u>	<u>190</u>	<u>220</u>	<u>260</u>	<u>310</u>	<u>360</u>	<u>390</u>	<u>360</u>	<u>MPU/ASIC</u> <u>IC</u>

Year of Production		2010	2013	2016	Driver
<b>Add</b>	<u>Maximum drain extension sheet resistance (NMOS) (<math>\Omega/\text{sq}</math>) [H]</u>	<u>390</u>	<u>440</u>	<u>570</u>	<u>MPU/ASIC</u>



# 2003 Doping Technology Requirements and Potential Solutions


## Active Poly Doping

<Poly-SiGe/ Dual Metal>

Contact on Ultrashallow Junction

Minimizing Silicon Consumption

<Selective Deposited Silicide/ Metal>



**Red:**  
Update Modeling

Vertical and Lateral Channel Engineering

<Abruptly Doped Epi Channels>

High Activation of Dopant

**Shallow / Low Resistance Drain Extension**

Lateral and Vertical Abruptness

<Spike/ Impulse Anneal

Undoped or Doped Epi/Poly,

Solid/Gas Phase Doping>



International Technology Roadmap for Semiconductors

4 December 2002, ITRS 2002 Update Conference - Tokyo

# Critical Dimension Etch

No year 2002 updates

2003 Projects


Upgrade resist trim and etch CD requirements

$$\frac{(\sigma_{\text{trim\&etch}})^2}{(\sigma_{\text{total}})^2} = \frac{1}{3} \rightarrow \frac{1}{5}$$

Guidance on etcher repeatability

Update Resist Trim requirements

Add STI Etch requirements



International Technology Roadmap for Semiconductors

4 December 2002, ITRS 2002 Update Conference - Tokyo

# *DRAM Stacked Capacitor*

**No year 2002 updates**

## **2003 Projects**

Potential delay in cell “a” factor reduction from eight to six

→ Re-examine storage Capacitor parameters and other storage node parameters



**International Technology Roadmap for Semiconductors**

*4 December 2002, ITRS 2002 Update Conference - Tokyo*


# DRAM Trench Capacitor

## 2002 updates

Updated because of need to achieve higher storage capacitance and lower sheet resistance

Table 53a DRAM Trench Capacitor Technology Requirements—Near-term

Year of Production	2001	2002	2003	2004	2005	2006	2007
DRAM ½ Pitch (nm)	130	115	100	90	80	70	65
MPU / ASIC ½ Pitch (nm)	150	130	107	90	80	70	65
MPU Printed Gate Length (nm)	90	75	65	53	45	40	35
MPU Physical Gate Length (nm)	65	53	45	37	32	28	25
<b>Was</b> Upper electrode	Poly-Silicon	Poly-Silicon	Poly-Silicon	Poly-Silicon	Poly-Silicon	Metal/Poly-Si	Metal/Poly-Si
<b>Is</b> Upper electrode						1. Metal/Poly-Si 2. Metal	1. Metal/Poly-Si 2. Metal
<b>Was</b> Capacitor Structure / dielectric	Silicon-Insulator-Silicon / NO			Silicon-Insulator-Silicon / High-κ		Metal Silicon-Insulator-Silicon / High-κ	
<b>Is</b> Capacitor Structure / dielectric						1. Metal Silicon-Insulator-Silicon / High-κ 2. Metal-Insulator-Silicon/High-k	



## 2003 Projects

Concentrate on DRAM trench capacitor potential solutions



International Technology Roadmap for Semiconductors

4 December 2002, ITRS 2002 Update Conference - Tokyo

# *Flash Memory - 2002 Updates and 2003 Projects*

- **2002 Updates**
  - **One-year roadmap pull-in with consequent changes to all requirements**
  - **Updated NAND tunnel and interpoly dielectric layers**
- **2003 Projects**
  - **Concentrate on Flash potential solutions**
  - **Red walls loom on tunnel- and interpoly- EOT**
  - **Other Projects TBD**
- **The Flash TWG is eagerly looking for US and Japan participants for 2003 projects. Interested parties should leave their business cards at the FEP poster boards.**




**International Technology Roadmap for Semiconductors**

*4 December 2002, ITRS 2002 Update Conference - Tokyo*

# *FeRAM - 2002 Updates and 2003 Projects*

- **2002 Updates**
  - No updates
- **2003 Projects**
  - Concentrate on developing requirements and potential solutions needed for continued scaling of the FeRAM storage cell



International Technology Roadmap for Semiconductors

4 December 2002, ITRS 2002 Update Conference - Tokyo

# *2002 Update Summary*

- **Update Starting Materials Cell Keys for supplier capability and metrology readiness**
- **Lg is slowed by one year for LSTP (Thin Film Table)**
- **Added NMOS drain extension doping requirements**
- **DRAM Trench capacitor structures changed**
- **Flash roadmap accelerated by one year**
- **Error correction and footnote text editing**



**International Technology Roadmap for Semiconductors**

*4 December 2002, ITRS 2002 Update Conference - Tokyo*

# *2003 Program Summary 1*

- **Requirements and potential solutions for next generation silicon substrate (450mm?)**
- **Consider Site Flatness Model proposed by JEITA**
- **Update SOI requirements and potential solutions, including (Strained) Si:Ge on buried oxide**
- **Update Starting Substrate Defect Densities to reflect updated DRAM and MPU active areas**
- **Surface Prep: Review drivers for critical metals**



**International Technology Roadmap for Semiconductors**

*4 December 2002, ITRS 2002 Update Conference - Tokyo*

# *2003 Program Summary 2*

- **Update gate leakage models and requirements forecasts**
- **Update MOSFET source/drain resistance models and forecasts**
- **Update polysilicon depletion models and doping forecasts**
- **Update CD etch requirements based on new variance budget allocation between litho and etch**
- **STI etch and fill requirements and potential solutions**
- **Update memory cell scaling and potential solutions**
- **Review and develop FEP requirements for Emerging Memory and Logic Devices**



**International Technology Roadmap for Semiconductors**

*4 December 2002, ITRS 2002 Update Conference - Tokyo*