

Errata

January 16, 2003

This posting of *The International Technology Roadmap for Semiconductors, 2002 Update*, contains the following corrections:

Front End Processes

Table 48 Front End Processes Difficult Challenges, line item for Critical dimension and effective channel length (L_{eff}) control was corrected to delete ~15% 3σ

Is	Critical dimension and effective channel length (L_{eff}) control	Control of self-aligned doping processes and thermal activation budgets to achieve -15% 3σ L_{eff} control							
----	---	---	--	--	--	--	--	--	--

Table 50a and b Surface Preparation Technology Requirements*—Near-term and long-term lines for wafer edge exclusion was corrected to include the updated wafer edge exclusion and particles per wafer

Was	Wafer edge exclusion (mm)	3	3	1	1	1	1	1	$D \frac{1}{2}, M$
Is	Wafer edge exclusion (mm)	3	3	<u>2</u>	<u>2</u>	<u>2</u>	<u>2</u>	<u>2</u>	$D \frac{1}{2}, M$

Was	Particles (#/wafer) [C]	63	94	60	83	48	66	39	$D \frac{1}{2}$
Is	Particles (#/wafer) [C]	<u>62</u>	<u>92</u>	<u>59</u>	<u>82</u>	<u>47</u>	<u>65</u>	<u>38</u>	$D \frac{1}{2}$

Table 50b Surface Preparation Technology Requirements*—Long-term

Was	Wafer edge exclusion (mm)	1	1	1	$D \frac{1}{2}, M$
Is	Wafer edge exclusion (mm)	<u>2</u>	<u>2</u>	<u>2</u>	$D \frac{1}{2}, M$

Notes for Tables 50a and b were corrected to delete “or bits” in note (B)

Is	<p>(B) $Y=0.99=\exp[-D_p R_p A_{eff}]$. For DRAM, $A_{eff}=2.5F^2T+(1-aF^2/A_{chip})*0.6A_{chip}$. Where F is the minimum feature size (CD), a is the cell fill factor (see Table 52), T is the number of transistors or bits per chip (see Table 1c) and A_{chip} is the chip size (see Table 1c). For MPUs, $A_{eff}=aT(GL)^2$, where GL is the gate length and a and T are specified for MPUs. The kill factor, R_p, is taken as 0.2. $D_p=-\ln(0.99)/[R_p A_{eff}]$. If a different critical Particle size (D_x) is used for measurement purposes then D_p should be adjusted by $(D_x/.5CD)^2$. Note that the year-to-year value for D_p does not always decrease because D_p is not only inversely proportional to T, which increases each year, but is also inversely proportional to a and F, which are decreasing year-to-year, and A_{chip} which moves up and down.</p>								
----	--	--	--	--	--	--	--	--	--

Table 51a and b Thermal & Thin Film, Doping and Etching Technology Requirements—Near-term and long-term were corrected to include low operating power and data change and add low standby power data

Is	Physical gate length low operating power (LOP) (nm)	90	<u>75</u>	65	53	45	37	32	$Low\ Power$
Add	Physical gate length low standby power (LSTP) (nm)	100	90	75	65	53	45	37	$Low\ Power$
	Equivalent physical oxide thickness for low operating power T_{ox} (nm) [A]	2.0-24	1.8-2.2	1.6-2.0	1.4-1.8	1.2-1.6	1.1-1.5	1.0-1.4	LOP

Table 51b Thermal & Thin Film, Doping and Etching Technology Requirements—Long-term

Is	Physical gate length low operating power (LOP) (nm)	22	16	11	$Low\ Power$
Add	Physical gate length low standby power (LSTP) (nm)	28	20	16	$Low\ Power$