

International Technology Roadmap for Semiconductors (ITRS 2000)

Assembly & Packaging

**International Technical Working Group
Leuven Belgium**

April 10-11, 2000

International Technology Roadmap for Semiconductors



Outstanding Issues

-1999 ITRS TWG:

- expand mixed signal
- expand MEMS
- system in package
- chip size

-1998 NEMI TWG:

- package substrates not addressed
- reliability criteria differences between packaged chips and COB

-1999 IRC:

- add PWB roadmap to AP*
- add PWB assembly roadmap to AP*

* clarify to mean few chip packages

Key Issues for 2000 Updates

- NEMI emulator completeness of requirements
 - pincount
 - power
 - wireless
 - MEMS
- addition of PWB and PWB assembly roadmaps into AP ITRS (per above)
- KGD
- ITRS cross TWG issues
- Jisso/IPC committee rep

Key Issues for 2000 Updates (cont.)

- die size
- stacked die
- "vision" packaging (cameras)
- optical packaging
- "radar screen" treatment of PCMCIA- ask NEMI to address
- lead/halogen free
- review of market application criteria
- 2nd level qual data- lack of standards

AP Cross TWG Activities

- Interconnect
 - Cu/low k integration
 - wire bond
 - flip chip UBM
- ESH
 - Pb free solder
 - halogen/antimony free resins and substrates
- Test
 - pad pitch reduction
 - high frequency
- SOC/Design

Cross TWG Changes

- Test
 - AP TWG should:
 - add system level thermal modeling statement to text to address integrated AP/Test/Design issues
 - discuss how to push industry to deliver thermal models for standard package types
 - add thermal management recommendations
 - review package electrical modeling section for high frequency with Design
 - Test TWG should
 - address pitch reduction issues for contactors
 - address 1+ Ghz issues with Design including package electrical models

Cross TWG Changes

- Factory Integration
 - the FI TWG will add needs and potential solutions for AP and Test to provide
 - unit level traceability
 - mis-processing avoidance
 - cycle time reduction
 - improved equipment utilization

Cross TWG Changes

- Interconnect
 - develop a common section in both TWGs to address materials and integration issues
 - Pete Elenius and Jurgen Wolf for AP
 - Bob Gefken from Interconnect
 - incorporate specific needs and solutions in the respective roadmap sections
 - identify overall issues in 2000
 - determine which issues are specific vs common
 - act on issues/incorporate in 2001

Suggested Changes for 2000- Needs

- Cost/pin
 - All Categories
 - re-examine “yellow” through 2002 (E. Wu)
 - Memory
 - pull 2002 into 2000 and extrapolate out years for low end of range; remove “yellow” through 2002
 - determine how to address memory categories for 2001 update (B. Roemer)
 - deal with increasing complexity
 - change note C

Suggested Changes for 2000- Needs

- Chip Size
 - must get data from IRC ASAP
 - determine how to address small chip issues that are highly cost sensitive (E. Beyne)
- Power- no change
- Core Voltage
 - Harsh- verify 3.3 has occurred in 2000

Suggested Changes for 2000- Needs

- Pincount
 - Cost Perf- determine why Jisso shows decrease until 2005 with an increase there after
 - Harsh- verify high end of range starting in 2000- check Europe, Japan, U.S. (Delphi-Delco)
 - High Performance- reconcile w/ Jisso
- Package Profile
 - All Categories-shift 2001 into 2000 and review out years
 - determine how to address stacked chips and thin/flexible packaging

Suggested Changes for 2000- Needs

- Performance on chip
 - Cost Performance- change 2000 to 1 Ghz and run algorithm for out years and revisit “yellow” areas
 - Memory- change 2001 to 166 Mhz and review out years
 - review all other categories/ reconcile w/ Jisso
 - review all numbers w/ Design
- Performance chip to board
 - Low End- need a new way to deal with game products (consider making it the high end of Low Cost) and add 400 Mhz for 2000
 - Cost Performance- change 2001 to 166Mhz and review out years
 - High performance- review all numbers

Suggested Changes for 2000- Needs

- Junction Temperature
 - determine how to address need for 150 C junction for in cabin automotive application (add to Harsh or change another category)
 - Hand Held- determine how to reconcile w/ Jisso roadmap which shows 85C for 2000
 - High Performance- change color to white and pull all numbers in one year

Suggested Changes for 2000- Needs

- Operating Temperature
 - High Performance- need to reconcile w/Jisso

Suggested Changes for 2000- Needs

- MEMS
 - determine how to address
 - two volume categories will be sensors and relays

AP ITWG Summary 4-10-11-00

- Several needs have increased more rapidly than anticipated in the 1999 update
 - clock frequency
 - memory product complexity
 - ultra thin package profiles and die
- Market Application Segment revisions are needed
 - complexity is increasing
 - categories are obsolete/new categories are required
 - these are driving new needs in several areas

AP ITWG Summary 4-10-11-00

- Decision reached on PWG addition request
 - AP ITWG will include necessary PWB roadmap items and data
 - no need for separate ITWG
- productive time spent on cross TWG interaction
- need participation from all geographies to make the roadmap the best that it can be

Suggested Changes for 2000- Needs

International Technology Roadmap for Semiconductors



Suggested Changes for 2000- Needs

International Technology Roadmap for Semiconductors



2000 ITRS Key Dates

April 10-11 - ITWG meeting sponsored by IMEC, Belgium

May 01 - AP website active

July 10 - ITWG meeting, San Francisco

July 11 - ITRS public presentations, San Francisco

October ?? - AP update complete

December ?? - ITWG meeting in Asia,

2000 AP TWG Combined Key Dates

March 16/17- ITRS DTWG/NEMI kickoff

April 10-11 - ITWG meeting sponsored by IMEC, Belgium

May 01 - AP ITRS website active

May 19 - NEMI mid stream review, Las Vegas

June 14-15 - NEMI workshop, Hendron, VA

July 10 - ITWG meeting, San Francisco

July 11 - ITRS public presentations, San Francisco

August 30 - NEMI TC feedback to TWG chairs, Austin

October ?? - AP ITRS update complete

October 26 - NEMI conflict resolution, Chicago

December ?? - ITWG meeting in Asia,

International Technology Roadmap for Semiconductors



AP ITWG

Infineon	Bernd Roemer	49-961-202-2010	bernd.roemer@infineon.com	49-9941-202-2416
Philips	Co van Veen	011+31(40)273-3364	veen_nja@cft.philips.nl	011+31(40)273-6815
ST Microelectronics	Jean-Pierre Moscicki	011+33(47)658-5759	jean-pierre.moscicki@st.com	011+33(47)658-5529
NEC	Hisao Kasuga	011+81(427)71-0986	xkasuga@lsi.nec.co.jp	011+81(427)71-0988
JIEP	Henry Utsunomiya	011+81(266)71-1553	henry-u@ra2.so-net.ne.jp	011+81(266)72-3317
Samsung	S. Y. Kang	011+82(331)209-6280	sayoonii@samsung.co.kr	011+82(331)209-6318
Hyundai	H. S. Chun	011+82(336)630-4455	hschun@hmec.co.kr	011+82(336)630-4545
First Int'l Computer	Ho-Ming Tong	011+886(3)578-0011X891	tong0320@mail.ficsbip.com.tw	011+886(3)577-5314
Kulicke & Soffa Industries	Alexander A. Oscilowski	(215)784-6156	aoscilowski@kns.com	(215)784-6258
Third Millennium Test Solutions	Bill Bottoms	(408)452-5770	bill_bottoms@3mts.com	
Univ. of Arizona	John L. Prince	(520)621-6187	prince@ece.arizona.edu	(520)621-2999

International Technology Roadmap for Semiconductors



ITWG MEMBERSHIP

CHAIR, US-DTWG & ITWG: Alex Oscilowski

Europe

Jean-Pierre Moscicki, STMicroelectronics

Bernd Roemer, Infineon

Co van Veen, Philips

TAIWAN

Ho-Ming Tong, First Int'l. Computer

Enboa Wu, ERSO/ITRI

KOREA

S.Y. Kang, Samsung

H.S. Chun, Hyundai

JAPAN

Hisao Kasuga, NEC

Henry Utsunomiya, MITI Consultant

U.S.

Alex Oscilowski, Kulicke & Soffa

Bill Bottoms, 3rd Millenium Test Solutions

John Prince, University of Arizona

International Technology Roadmap for Semiconductors



AP US DTWG

<i>Assembly & Packaging TWG - ALL</i>					
COMPANY	Txt_NAME	TELEPHONE_NUMBER	E_MAIL	FAX_NUMBER	NEMI
AMD	James (Jim) Hayward	(408)982-6427	james.hayward@amd.com	(408)982-6164	Y
Amkor Electronics, Inc.	James (Mark) Bird	 (480)821-5000 ext. 5382 	mbird@amkor.com	(480)821-6937	Y
Cornell University	J. Peter Krusius	(607)255-3401	krusius@ee.cornell.edu	(607)254-4777	Y
<i>FlipChip Technologies</i>	<i>Peter Elenius</i>	<i> (602)431-6020 </i>	<i> pelenius@flipchip.com </i>	<i> (602)431-6021 </i>	
<i>IBM</i>	<i>George Katopis</i>	<i> (914)435-6719 </i>	<i> katopis@us.ibm.com </i>	<i> (914)435-1593 </i>	
Intel Corporation	Gregory L. (Greg) Mather	(480)554-8109	 gregory.l.mather@intel.com 	(480)554-7615	Y
	<i>Ken Brown</i>	<i> (480)554-8659 </i>	<i> ken.m.atd.brown@intel.com </i>	<i> (480)554-8659 </i>	
ITRI	John T. (Jack) Fisher	(512)833-9929	fish5er@mindspring.com	(512)833-9925	Y
Kulicke & Soffa Industries	C. Scott Kulicke	(215)784-6741	skulicke@kns.com	(215)657-5947	Y
	Alexander A. (Alex) Oscilowski	(215)784-6156	aoscilowski@kns.com	 (215)784-6258 	Y
LSI Logic Corporation	Ed Fulcher	(408)433-8033	fulcher@lsil.com	(408)433-4311	Y
Lucent Technologies	David F. (Dave) Munro	(610)712-7411	 dmunro@lucent.com 	(610)712-6596	Y
Motorola, Inc.	Robert C. (Bob) Pfahl	(847)576-5102	abp005@email.mot.com	(847)576-5116	Y
NIST	George G. Harman	(301)975-2097	george.harman@nist.gov	(301)948-4081	Y
Nortel	Larry Marcanti	(972)684-4135	ictlem@nortel.com	(972)684-3701	Y
Sandia National Labs	Paul V. Dressendorfer	(505)844-5373	dressepv@sandia.gov	(505)844-8480	Y
SEMATECH	Chi Shih Chang	(512)356-3076	chi.shih.chang@sematech.org	(512)356-7668	Y
	Robert G. (Bob) Werner	(512)356-7543	bob.werner@sematech.org	(512)356-7668	Y
<i>S R C</i>	<i>Harold Hosack</i>	<i> (919)941-9485 </i>	<i> hosack_harold_h@src.org </i>	<i> (919)941-9450 </i>	
<i>Third Millennium Test Soluti</i>	Bill Bottoms	 (408)452-5770 	 bill_bottoms@3mts.com 		Y
Univ. of Arizona	John L. Prince	(520)621-6187	prince@ece.arizona.edu	(520)621-2999	Y

International Technology Roadmap for Semiconductors



1999 Overview

UPDATED

- Market sectors aligned with NEMI
- Expanded discussion on wafer level packaging
- Expanded reliability section
- Thermal management
- High density substrates
- RF and mixed signal packaging
- Multi-chip packaging/modules

ADDED

- System on chip (SOC) & System in a Package (SiP)
- Electro-migration limits of eutectic flip chip bumps

Roadmap Sequencing

ITRS	NEMI/IPC	JISSO	
-----	-----	-----	
1999	1998	1997	1999 English in progress
2000	2000	1999	1999

U.S. DTWG Outcomes-3/16/00 Mtg

International Technology Roadmap for Semiconductors



Changes in 1999 AP ITRS

- Separated bump pitch for Hand Held vs. Cost Performance
- depopulation of outer row vs. relaxed substrate line width/space
- cost/pin reduced significantly
- removed pad count
- made package thickness overall profile
- removed bus width
- added 21mm CSP (FBGA)
- added current units for solder bumps
- wafer level packaging

ITWG 4/10-11/00 Actions

- AAO distribute:
 - 12/99 ITWG meeting minutes
 - ITWG membership/contact info
 - 4/10-11/00 ITWG minutes
 - website information