

Process Integration, Devices & Structures (PID&S)

Working Group Report Summary

April 13, 1999

Contributors to the PID&S TWG Process

- Bob Eklund TI
- Nobuhiro Endo NEC
- Carel van der Poel Philips
- Steve Hillenius Lucent
- Gerrit Lange Infineon
- Jack Sun TSMC
- Jae Chul Om Hyundai

Three Issues to Highlight

SOC Issues:

Performance Limits on Transistors

Embedded Combinations critical for development

Predicting choices drive development more than scaling

Chip Size Restrictions:

Power constraints limit chip size for logic

Maximum Chip size may remain constant

Gate Dielectric Dilemma:

SiO₂ Scaling faster (1 node)

Alternative dielectric/electrodes late (~5 yrs)

Chip Size Limited by Power Constraints:

	<i>TWG Technology Requirements</i>						
	<i>TBD</i> <i>180 nm</i>	<i>TBD</i> <i>130 nm</i>	<i>TBD</i> <i>100 nm</i>	<i>TBD</i> <i>70 nm</i>	<i>TBD</i> <i>50 nm</i>	<i>TBD</i> <i>35 nm</i>	<i>TBD</i> <i>25 nm</i>
Min. Logic V_{dd} (V) (desktop)	1.5 - 1.8	1.2 - 1.5	0.9 - 1.2	0.6 - 0.9	0.5 - 0.6	0.3 - 0.6	0.3 - 0.6
Tox equivalent (nm)	1.9-2.5	1.5-1.9	1.2-1.5	0.8-1.1	0.6-0.8	0.5-0.6	< 0.5
Nominal I_{on} @ 25 °C ($\mu A/\mu m$) [NMOS/PMOS] High Perf.	600/280	600/280	600/280	600/280	600/280	600/280	600/280
Max I_{off} @ 25 °C (nA/ μm) (For min. L device) High Perf.	5	3	3	2	1	0.50	0.20
Nominal I_{on} @ 25 °C ($\mu A/\mu m$) [NMOS/PMOS] Low Power	490/230	490/230	490/230	490/230	490/230	490/230	490/230
Max I_{off} @ 25 °C (pA/ μm) (For min. L device) Low Power	1	0.4	0.3	0.2	0.1	0.05	0.02

Three Issues to Highlight

SOC Issues:

Performance Limits on Transistors

Embedded Combinations critical for development

Predicting choices drive development more than scaling

Chip Size Restrictions:

Power constraints limit chip size for logic

Maximum Chip size may remain constant

Gate Dielectric Dilemma:

SiO₂ Scaling faster (1 node)

Alternative dielectrics/electrodes late (~5 yrs)

70-100nm Node may be break point:

Alternative oxide/gate late ~5yrs

	<i>TWG Technology Requirements</i>						
	<i>TBD</i> <i>180 nm</i>	<i>TBD</i> <i>130 nm</i>	<i>TBD</i> <i>100 nm</i>	<i>TBD</i> <i>70 nm</i>	<i>TBD</i> <i>50 nm</i>	<i>TBD</i> <i>35 nm</i>	<i>TBD</i> <i>25 nm</i>
Min. Logic V _{dd} (V) (desktop)	1.5 - 1.8	1.2 - 1.5	0.9 - 1.2	0.6 - 0.9	0.5 - 0.6	0.3 - 0.6	0.3 - 0.6
Tox equivalent (nm)	1.9-2.5	1.5-1.9	1.2-1.5	0.8-1.1	0.6-0.8	0.5-0.6	< 0.5
Nominal I _{on} @ 25 °C (μA/μm) [NMOS/PMOS] High Perf.	600/280	600/280	600/280	600/280	600/280	600/280	600/280
Max I _{off} @ 25 °C (nA/μm) (For min. L device) High Perf.	5	3	3	2	1	0.50	0.20
Nominal I _{on} @ 25 °C (μA/μm) [NMOS/PMOS] Low Power	490/230	490/230	490/230	490/230	490/230	490/230	490/230
Max I _{off} @ 25 °C (pA/μm) (For min. L device) Low Power	1	0.4	0.3	0.2	0.1	0.05	0.02

Three Issues to Highlight

SOC Issues:

Performance Limits on Transistors

Embedded Combinations critical for development

Predicting choices drive development more than scaling

Chip Size Restrictions:

Power constraints limit chip size for logic

Maximum Chip size may remain constant

Gate Dielectric Dilemma:

SiO₂ Scaling faster (1 node)

Alternative dielectrics/electrodes late (~5 yrs)

Roadmap may be delayed until Dielectric available